A study on the role of dielectric and its interface in the performances of Organic Thin-Film Transistors

CANDIDATO: RICCARDO MISCIOSCIA

TUTOR: PROF. ALFREDO RUBINO
TUTOR ENEA: ING. CARLA MINARINI
COORDINATORE: PROF. ANGELO MARCELLI

Anno Accademico 2009 – 2010
“So once you know what the question actually is, you'll know what the answer means.”

*Douglas Adams (The Hitchhiker's Guide to the Galaxy)*
Acknowledgments

It is a pleasure to thank those who made this thesis possible. It’s a really long list.

I am grateful to my ENEA supervisor, Dr. Eng. Carla Minarini who has supported me with her hints and reflections, encouragement and a great working environment.

This thesis would not have been possible unless my advisor, prof. Alfredo Rubino, for the support and the time he spent to give a great input to my work.

A special thank goes to my Ph.D. School coordinator, Professor Angelo Marcelli who has been always a source of inspiration and a good example to me. I am heartily thankful to Dr. Dario della Sala from ENEA who believed in my capabilities giving me the chance to work in the Organic Electronics field.

My sincerest thanks go to Dr. Mario Petrosino from the University of Salerno, for the long time he spent sharing with me his knowledge talking about OTFTs, device processing, and other things.

I owe my deepest gratitude to my friend and colleague, Dr. Giuseppe Nenna, for his friendship, loyalty, never-ending patience and inspiring talks on theoretical and experimental concepts of OE.

I am indebted to my colleagues from ENEA who supported me for a long time. Dr. Anna de Girolamo del Mauro who has been great in material processing and characterization; for her availability and friendship. Dr. Paolo Tassini, for his guidance, for sharing with me his radical vision in fact of devices. To Dr. Paolo Vacca who has thought to me the basis of device’ and material processing and made possible the realization of my first OTFTs. To Dr. Romina Rega, for the patient help and the time she put in helping me. To Dr. Eugenia Bobeico who saved me in more than one difficult experimental moments, for her friendship and patience.

I would like to show my gratitude to Mr. Valerio Cerri and Tommaso Marciànò who shared with me the long hours in clean room making together every kind of deposition, patterning and etching processes. To Tommaso Casalino and Antonio Romano for their help
II Acknowledgments

in the measurement process, for the patience and good advices. To Antonio Citarella for all the ways he has been able to help me in any kind of processing difficulties, to Enzo Calò, Dr. Giuseppe Nobile, Dr. Fulvia Villani, Dr. Valentina Bizzarro, Dr. Eng. Saverio De Vito, Dr. Eng. Domenico Palumbo, Dr. Angelica Grimaldi, Dr. Eng. Antonio Imparato, Dr. Maria Grazia Maglione, Dr. Eng. Giuseppe Alonge, Dr. Tiziana Di Luccio, Dr. Vera La Ferrara, Dr Franco Roca and Dr. Ettore Massera and all ENEA People. Without their help and friendship I would not be able to make this work.

A great thanks I have to dedicate to Dr. Loredana Freda who always saved me from my bad memory and shared the efforts of the academic study.

In these long years of work, day to day, I had the chance to learn many complicated things. But the most valuable lesson I’ve been taught is really simple and I think it will be the only thing I will remember when all the rest will be gone and forgot: when you sacrifice to obtain a result there’s always someone that is silently paying for You a great part of the price of your effort. These ones are the people that really love You. Unconditionally. My purpose is not to avoid the challenges but to be happy and become the living proof they succeeded.

For all these reasons the greatest thanks goes to my Parents, for their love and the patience they had with me. I thank Them because they have always been by my side and made me never feel alone walking this long way.

Furthermore, I am grateful to my Parents in law also for the support they have given during this first times of my stay at the new home making easier to me to concentrate my efforts on the proofreading of this manuscript.

Finally, I have to thank the One I madly love: my wife Maria. Because of her I did not surrender to difficulties and failures. The Love she has inside is the greatest gift I had from the life and the reason why I will try to be as good as my Parents have been with me. I will never be able to thank her enough.

Thank You.
In loving memory of my uncle,
Professor Pasquale Caruso
Contents

Introduction 1
Chapter 1: “Working Principles” 9
Chapter 2: “A survey on the state of the art Organic Thin-Film Transistors processing” 29
Chapter 3: “Gate-leakages in polymeric dielectrics and layout optimization” 85
Chapter 4: “Morphology-mobility relationship in dielectrics with optimized surface-energy and its exceptions studied by means of density of states” 107
Conclusions 145
Appendix I: “Table of acronyms and symbols” 149
Introduction

Nowadays, it has become accepted that the word "electronic" qualifies an object for performance and superior skills and even introduces a degree of "intelligence" (we usually speak about such smart-phones, intelligent washing machines etc.), meaning that the machine has a certain logic that allows it to make some (often not) simple decisions. The introduction of electronics in everyday life has led to the birth of what today is called information society, where information exchange and processing (voice, images, textbooks, geographic data etc…) has to be very fast and in even more growing amounts but, more important, as technology advances, common objects designed for different purposes are fabricated in order to embed some information processing and storage capability.

For these reasons, if a well-established part of electronics concentrated its efforts on miniaturization, computational capabilities and volumes etc., a second part considers as its main purpose not the absolute performance in computing but the possibility to fabricate simple or complex devices or systems which are impossible to fabricate by means of standard silicon technology.

Emissive, thin, transparent, optically active, flexible, light emitting, light sensing, energy harvesting devices, low-cost circuitry, displays and antennas are just some examples and applications of Organic Electronics (OE), a branch of the science and technology addressing the electronic devices made from carbon-based materials and their integration.

Since the first evidences of the potential of organic materials in electronics when employed as conductors [1] or semiconductors [2] a multiplicity of desirable features made them appealing from industrial point of view as much to become a research priority of many industries, universities and research institutes worldwide.
2 Introduction

The ability of today’s chemistry to synthesize organic molecules (Molecular Engineering) tailored for specific purposes and with features not common in inorganic semiconductors as silicon etc. has spread the objectives in the current landscape of applied scientific research and product development from the material development to device integration and then to device engineering, circuitry integration and optimization.

This run has, time after time, required the profusion of ever greater efforts on the implementation and optimization of electronic devices which can be integrated into circuitry fabricated on large area, flexible substrates with low-cost manufacturing processes reduced complexity and high yield and productivity.

As a result, a variety of fundamental electronic devices has been developed on the basis of organic materials (see figure 1).

![figure 1: organic electronics applications in basic devices.](image)

Organic Light-Emitting Diodes [3] are just one of the most cited and exploited of organic semiconductors applications to electronic devices in because of the advances in opto-electronics and display technology. Furthermore, there is a plethora of studies which report Organic Semiconductors (OSC) to be effective as building blocks of sensors, lasers, photodetectors, solar cells, rechargeable batteries, organic thin film transistors, RFID, wireless power transmission equipments etc.
The drawbacks of organic technology are often related to low charge-mobility and poor electrical performances. In part this is due to chemical, electrical and environmental stability issues and to the fact that process technology is still developing its instruments, methods and materials. For these reasons the cheaper processing technology of OE has still not reached the productivity and yield standards of the silicon technology.

In order to meet the technological challenges of OE that in the always-demanding landscape of organic active matrix display (AMOLED)[3][4], the devices involved in the driving logic of pixels are particularly critical when coupled to organic emissive elements (OLED stacks) because from their performances depend refresh rates, image brightness and screen pixel densities. On a scale of deeper detail, the creation of screens for large area electroluminescent displays cannot be separated from the design and optimization of a backplane that for each pixel is able to drive the optically active element at constant current, and to persist the information’s state between a refresh and the other image.

The primary building block of digital or driving logic in organic electronics is the Organic Thin-Film Transistor (OTFT). In this kind of device, like in conventional FETs, the voltage applied to an insulated terminal controls the concentration of mobile charge in a resistive conduction channel (see figure 2). Thus, the current flowing between the two electrodes (Source and Drain) at the edge of the channel is modulated by means of the variation of the charge induced by the gate potential being the current density \( j \) bound to the charge density \( n \) in an n-type semiconductor neglecting the p-type carriers and to electric field \( \mathcal{E} \)[5]:

\[
J_{DS} = q\mu_n n\mathcal{E}
\]

Drain current can then be varied between two extreme conditions: from an off-state (no-current) and a saturation state (on status).
4 Introduction

![Diagram of OTFT](image)

**Figure 2**: Basic scheme of an OTFT. S=Source electrode, D=Drain electrode, $t_{ch}$ = channel semiconductor thickness, $t_{ox}$=gate insulator thickness, L=channel length.

For the reasons that have been already mentioned, the role of this kind of switching device is crucial in information displays field, thus major technology investments must be made to optimize the characteristics related to switching the power status of the pixel in order to obtain sufficient dynamics for a proper representation of moving pictures, movies, or whatever as required by the specifications set by applications where the display is intended.

Some examples of applications of OTFTs can be seen in literature results cited in figure 3.
In addition to the applications including organic FETs, it should be noted that the investigation methods of materials science often utilize these transistors as an a tool and an experiment employed to characterize the physical properties of semiconductors, insulators and interfaces by taking advantage of the principles operation and the fundamental physics of the device which will be discussed in the next chapter.
Motivation and purpose of this thesis

The theme of the present PhD thesis is the role played by the gate dielectric in the electrical performance of organic transistors and is based on the research activities described above. When talking about performances, not just charge mobility has to be considered but also it’s necessary to take into account gate capacitance, threshold voltages, gate leakages and static power dissipations, operating voltages, drain currents and so on in order to get a deeper insight of what kind of specifications an OTFT device should obey to be suitable for industrial/commercial purposes.

In particular, in the present work the characteristics of the OTFTs have been analyzed in relation to manufacturing parameters and processes, focusing on non-ideal behaviors and aiming to optimize the characteristics of the transistor acting on morphologies, geometries and process conditions.

Excluding this introduction and the conclusions, the thesis is divided into four chapters.

The first chapter is a brief discussion about the working principles of OTFTs. The approach aims to reduce the complexity of the analysis in order to discuss the basic tools to study OFETs from the electrical point of view.

In the second chapter, a broad overview of the state of the art of technology for innovative methods of manufacturing for OTFTs shows topologies, materials and processing technology and integration issues and compares strengths and weaknesses to guide the experimental work subsequently documented by means of process recipes and details.

In the third chapter gate-leakage non-idealities are analyzed by changing the dielectric material in comparable structure topologies modeling the device by means of a circuital equivalent.

The fourth chapter is devoted to gate field-mobility and thermal analyses performed to investigate the main parameters changes in OTFT devices. In detail, by acting on dielectric material and gate insulator surface, we analyzed the relationship between the nature of gate dielectric-semiconductor interface and the insulator itself. In order to accomplish this, a common device reference
Introduction

structure has been designed and developed on the basis of chapter 2 and 3 considerations.

The study was addressed by characterizing the devices by measuring the static curves of output characteristics and gate-drain (input-output) trans-characteristics. Activation energy of the mobility of charge carriers in thermal measurements have also is extracted in the aim to investigate charge transport at dielectric-channel interface.

The tools employed in the proposed analyses are based on the model parameters of field effect transistors (mobility, threshold voltage, saturation current) and non-ideal factors linked to leakage currents but also gate-field dependent mobility models have been studied and introduced to model the presence of trap levels in disordered semiconducting mediums like in our case.

Among the adopted models, particular attention was paid to the extraction tools, modeling and analysis of gate leakage. The introduction of an equivalent circuit of the studied TFTs to separate intrinsic behaviors from non ideal-drifts has been performed. The developed simple model has been applied to characterize the thermal annealing effects on complete devices and to make consideration about the drift of gate currents.

Specific data concerning the development of manufacturing processes of OTFT were provided showing the routes that have enabled it to increase integration level and overall performance of studied transistors.

The survey on the major sources of non-idealities related to the dielectric-dielectric interface and channel modeling and characterization and analysis has led to the identification of morphological and process factors that can influence the mobility and current saturation in OTFT considered. Finally, an innovative inorganic dielectric deposited by liquid-phase using sol-gel process has been introduced to reveal specific characteristics compared to the data acquired so far. This was made possible by the methods of extraction of physical parameters such as current channel the energy of Meyer-Neldel without which it would not be possible to identify these correlations and the found exceptions.
References


Chapter 1

Working principles

An Organic Thin-Film Transistor (OTFT) is an electronic device which unlike conventional silicon-based devices is built by means of thin-film deposition of organic materials; it utilizes the field-effect principle to control the density of current ($j$) flowing between two electrodes (Source and Drain) by varying the voltage applied to a third electrode terminal named Gate.

The gate terminal is insulated from the rest of the device, like in a capacitor’s plate, then the gate current could be considered the leakage current making the drain signal controlled by a small-power signal (the gate voltage $V_G$).

Since OTFT shares with the MOSFET (Metal-Oxide Semiconductor Field-Effect Transistor) device this important feature and a part of the working principles, it has been supposed to play the same role in Organic Electronics than the one played from MOSFETs.

In conventional electronics FET-based circuits are extensively employed as signal amplifiers, switches, transmission gates logic, buffers, and drivers and so on.

For all these reasons MOSFETs are, in fact, considered the cornerstone of modern electronics but despite of the first-order similarities of OTFTs with MOSFETs, the integration of OTFT-based circuits cannot be considered straightforward not only because of technological reasons but also from the designer’s point of view because of OTFT’s intrinsic limitations and peculiarities which in part will be analyzed in the present chapter.

In inorganic TFTs and MOSFETs, the conduction type, (more precisely: the type of charge carrier involved in the conduction mechanism) is determined from the presence and the doping of the drain and source wells. Differently from their inorganic parents, in OTFTs the type of charge carrier involved in the conduction mechanism is not bound to doping but to the charge mobility of each
carrier and to the energy gap between the work-function of injecting S/D contacts and conduction/valence levels in the Organic Semiconductor.

Being thin-film FETs, differently from MOSFETs, TFTs and OTFTs lack of a substrate contact thus cannot work in inversion mode but just in accumulation and depletion mode.
1.1 A model for DC behavior for OTFTs

In this chapter a first-order description of the working principles of OTFTs is discussed. Some kind of heavy assumptions will be taken if necessary to go through an explanation of the DC electrical model of the device and to gain basic instruments necessary to evaluate device’s performances and characteristics.

Physical details, interpretations and higher-order analyses are left to semiconductor’s physics publications [1][2] and books [3].

1.2 Model hypotheses

hp. 1) Device structure

In our analysis, OTFT’s structure will be schematized as in figure 1 and considered variables depicted on the schema.

figure 1: theoretical schematization of an OTFT device structure. S=Source, D=Drain, Ins. = gate insulator
Working Principles

In figure 1, we named $t_{ch}$ the channel thickness, $t_{ox}$ the insulator thickness, $V_{GS}$ the gate to source voltage, $V(x)$ the voltage along the channel starting from the source’s position.

hp. 2) Source and drain are considered as metal-semiconductor contacts having an ohmic behavior. In this case, their electrical resistance is hypothesized to be constant with the applied voltage.

For a contact between a metal and a n-type semiconductor this basic condition is reached when the energetic barrier $\varphi_B$ from metal work-function $\varphi_M$ to semiconductor material electron affinity $\chi_S$ is zero or negative being $\varphi_B = \varphi_M - \chi_S$ where $\varphi_M$ is evaluated as the difference between the vacuum level ($E_0$) and the Fermi level ($E_F$) in the metal and $\chi_S$ is the difference between $E_0$ and the conduction band level in the semiconductor $E_C$.

More precisely,

$$\varphi_M \equiv E_0 - E_F(Metal)$$

$$\chi_S \equiv E_0 - E_F(Semiconductor)$$

for a metal/(n-type semiconductor) junction the barrier is:

$$\varphi_B = \varphi_M \cdot \chi_S$$

and for a metal/(p-type semiconductor) junction:

$$\varphi_B = (E_G + \chi_S) - \varphi_M$$

Being $E_G = E_C - E_V$ the semiconductor’s band-gap. In this case the barrier is the distance of the metal’s Fermi level from valence band of the semiconductor.

hp. 3) Carrier diffusion effects are neglected and, for the matter of simplicity, n-type conduction hypothesized neglecting p-type carrier concentrations and currents. Once neglected diffusion currents, just the drift contribution $j_t$ to current density will be considered.
hp. 4) Decoupling between injection mechanisms and field-effect. The charge density injected from source to channel $n_{DS}(x,y)$ will be considered independent from the charge density induced in the channel by the field effect $n_{G}(x,y)$ due to the gate potential $V_{GS}$ and will be treated separately.

hp. 5) Charge mobility $\mu$ will be thought constant in the semiconductor material, and then its value will be considered in first approx. uniform and independent from applied voltages $V_{GS}$ and $V_{DS}$.

hp. 6) Gradual channel approximation (GCA). The rate of variation of the lateral field $\bar{\delta}_x$ within the channel is considered much smaller than the rate of variation of the vertical field $\bar{\delta}_y$. An easy case in which this condition can be reached is when the channel length is assumed much higher than insulator thickness and the potentials $V_{GS}, V_{DS}$ in the same range. Then:

$$t_{ox} \ll L \Rightarrow \bar{\delta}_x \ll \bar{\delta}_y$$

$$\left| \frac{\partial \bar{\delta}_x}{\partial x} \right| \ll \left| \frac{\partial \bar{\delta}_y}{\partial y} \right|$$

Thus, in GCA the voltage along the channel $V(x)$ will be considered “smoothly” varying with the position abscissa $x$.

hp. 7) The insulator is not leaky, then we can consider $I_G=0A$.

1.2.1 Problem definition and decoupling

Under the abovementioned assumptions, the device’s study can be decoupled along the x and y coordinates. In fact the current density in expression can be simplified as in eq. 1 and rewritten in eq. 2

\begin{align*}
J_{DS} & \equiv J_n \equiv J'_n = q\mu_n n\bar{\delta} \\
n & = n_G + n_{DS} + n_0 
\end{align*}

**eq. 1**
Working Principles

\[ J_{DS} = q\mu_n (n_G + n_{DS} + n_0) \]

where \( n_G \) is the charge density induced by the field-effect, the \( n_{DS} \) is the charge density injected from the source and \( n_0 \) is the charge density already present in the channel.

Then, the Poisson’s equation can be also rewritten as in eq. 3:

\[ \nabla \phi = \frac{\rho}{\epsilon} \equiv \rho_s = -\frac{q(n_G + n_{DS} + n_0)}{\epsilon} \]

\[ \frac{\partial \phi_x}{\partial x} + \frac{\partial \phi_y}{\partial y} \equiv -\frac{q(n_G + n_{DS} + n_0)}{\epsilon} \]

along the two directions.

By using the GCA, we can split the two-dimensional problem seen in eq. 3 in a couple of monodimensional equations as in eq. 4.

\[ \frac{d\phi_y}{dy} = -\frac{q(n_G(y) + n_0)}{\epsilon} \]

\[ \frac{d\phi_x}{dx} = -\frac{qn_{DS}(x)}{\epsilon} \]

\[ J_{DS} = q\mu_n (n_G + n_{DS} + n_0) \]

1.2.2 Drain current calculation

The drain current can be obtained by integrating the current density on the section \( S_{wy}(x) \) of the channel material at the abscissa \( x \) shown in figure 2.
Where $I_{DS}$ is the current density in the channel, $W$ the channel width and $S_n$ the direction normal to the surface $S_{wy}(x)$ that we will hypothesize to be along $x$.

Thus, we can write:

$$I_D = \int_{S_{wy}(x)} J_{DS} \cdot dS =$$

$$= - \int_0^{l_a} \int_0^W q\mu_n (n_G + n_{DS} + n_0) \hat{e}_x \cdot dy dw =$$

$$= - W \mu_n \int_0^{l_a} q(n_G + n_{DS} + n_0) dy =$$

$$= - \mu_n W (-Q_G - Q_{DS} - Q_{n0}) \hat{e}_x (x)$$

Then, it will be necessary to evaluate the superficial charges involved in the calculation $Q_G$, $Q_{DS}$ e $Q_{n0}$ at the position $x$.

As in a capacitor, the gate-induced charge can be written as follows:

$$Q_G = -C_{ins} V_{ins} = -C_{ins} (V_{GS} - V(x))$$

Where $C_{ins}$ is the specific capacitance of the gate which can be calculated as:

$$C_{ins} = \frac{\varepsilon_0 \varepsilon_r}{l_{ax}}$$
being $\varepsilon_0$ the vacuum dielectric permittivity and $\varepsilon_r$ the relative permittivity of the dielectric.

$$Q_{DS} = -\int_0^{t_{ch}} \frac{q n_{DS}}{\varepsilon_{ch}} \cdot dy \quad \Rightarrow \quad \frac{d\bar{\varepsilon}_x}{dx} = -\frac{q n_{DS}(x)}{\varepsilon_{ch}}$$

**eq. 8**

$$Q_{DS} = \varepsilon_{ch} \int_0^{t_{ch}} \frac{d\bar{\varepsilon}_x(x)}{dx} \cdot dy = \frac{d\bar{\varepsilon}_x(x)}{dx} \int_0^{t_{ch}} dy \Rightarrow Q_{DS} = t_{ch} \varepsilon_{ch} \frac{d\bar{\varepsilon}_x(x)}{dx}$$

Keeping in mind that, because of the hp.4, $Q_{DS}$ has been supposed to depend only from source-injected charge and then from the electric field along channel’s direction ($\bar{\varepsilon}_x$), we can calculate it using the Poisson’s equation like in eq. 8 then, charge densities can be summarized in eq. 9.

**eq. 9**

$$Q_{DS} = t_{ch} \varepsilon_{ch} \frac{d\bar{\varepsilon}_x(x)}{dx}; \quad Q_G = -C_{ins}(V_G - V(x)); \quad Q_{n0} = -C_{ins} V_0$$

Performing substitutions of eq. 9 in eq. 5 we can estimate the channel’s current as in eq. 10.

**eq. 10**

$$I_{DS} = -\mu_n W (Q_G + Q_{DS} + Q_{n0}) \bar{\varepsilon}_x =$$

$$-\mu_n W \bar{\varepsilon}_x \left[ C_{ins} (V_G - V(x)) - t_{ch} \varepsilon_{ch} \frac{d\bar{\varepsilon}_x(x)}{dx} + C_{ins} V_0 \right]$$

This expression is still channel-position dependent then, it has to be integrated along the abscissa $x$ to relate $I_{DS}$ to electrode’s external potentials like in eq. 11 being $X$ a generic coordinate in the channel’s length.
Then, being

\[ \varepsilon_x(x) = \frac{-dV(x)}{dx} \]

We can substitute the potential in eq. 11, we obtain:

\[
- \int_0^x \frac{I_{DS}}{\mu_n W} \, dx = \\
= \int_0^x -\frac{dV(x)}{dx} C_{ins} (V_G - V(x)) \, dx + \\
- \int_0^x \frac{dV(x)}{dx} \left( - t_{ch} \epsilon_{ch} \frac{d\varepsilon_x(x)}{dx} \right) \, dx + \\
+ \int_0^x \frac{dV(x)}{dx} C_{ins} V_0 \, dx
\]

Then,

\[
- \int_0^x \frac{I_{DS}}{\mu_n W} \, dx = \\
= - C_{ins} \left( V_G V(X) - \frac{V^2(X)}{2} \right) + \\
- \int_0^x t_{ch} \epsilon_{ch} \frac{d\varepsilon_x(x)}{dx} \frac{dV(x)}{dx} \, dx + \\
- C_{ins} V_0 V(X)
\]
In eq. 14, an approximated estimation of the contribution to the $I_{DS}$ due to charge injection is related to the second term. Such term can be rewritten as in eq. 15:

$$\int_{0}^{x} t_{ch} \epsilon_{ch} \frac{d \varepsilon_{x}(x)}{dx} dx = \int_{0}^{x} t_{ch} \epsilon_{ch} \frac{d \varepsilon_{x}(x)}{dx} \left(-\varepsilon_{x}(x)\right) dx =$$

$$= \int_{0}^{x} t_{ch} \epsilon_{ch} \cdot d\varepsilon_{x}(x)\left(-\varepsilon_{x}(x)\right) = -\frac{t_{ch} \epsilon_{ch} \left(\Delta \varepsilon_{x}\right)^{2}}{2}$$

with $\Delta \varepsilon_{x} \equiv \varepsilon_{x}(X) - \varepsilon_{x}(0)$.

Therefore, it’s possible to relate the injected current contribution (Injection-FET - IFET [1]) to the electric field magnitudes near the electrodes by eq. 15 then, by extending the integration results to the [0, L] interval by putting X=L, a drain current approximation can be derived as follows:

$$-\int_{0}^{L} \frac{I_{DS}}{\mu_{n} W} dx = -C_{ins} \left(V_{G} V_{DS} - \frac{V_{DS}^{2}}{2}\right) - \frac{t_{ch} \epsilon_{ch} \left(\Delta \varepsilon_{x}\right)^{2}}{2} - C_{ins} V_{0} V_{DS}$$

$$I_{DS} = \frac{L}{\mu_{n} W} C_{ins} \left(V_{G} V_{DS} - \frac{V_{DS}^{2}}{2}\right) + \frac{t_{ch} \epsilon_{ch} \left(\Delta \varepsilon_{x}\right)^{2}}{2} + C_{ins} V_{0} V_{DS}$$

$$I_{DS} = \frac{W}{L} \left[C_{ins} \left(V_{G} V_{DS} - \frac{V_{DS}^{2}}{2}\right) + \frac{t_{ch} \epsilon_{ch} \left(\Delta \varepsilon_{x}\right)^{2}}{2} + C_{ins} V_{0} V_{DS}\right]$$

Or simply:

$$I_{DS} = \frac{W}{L} \left(V_{G} + V_{0}\right) V_{DS} - \frac{V_{DS}^{2}}{2} + \frac{1}{2} \mu_{n} \epsilon_{ch} t_{ch} \frac{W}{L} \left(\Delta \varepsilon_{x}\right)^{2}$$
Chapter 1

The formula in eq. 18 gives the static characteristics of the device in the accumulation mode when $V_{GS} + V_0 \leq V_{DS}$. Differently from the standard MOSFET equation [3] in the active region, there’s an injection-dependant contribution (see eq. 18 and eq. 19).

$$I_{DSinj} = \frac{1}{2} \mu_n \varepsilon_{ch} l_{ch} W \left( \Delta \Delta_{x} \right)$$

Such contribution (see eq. 19) takes into account the space-charge limited current near the drain electrode becomes relevant at high drain fields, for short channels and for relatively thick semiconductor layers and can explain some deviations from the standard model such as the lack of a saturation behavior for higher source-drain voltages.

The lack of saturation in the channel current can be observed after Koehler-Biaggio works [1] by adopting the same formalism utilized to model charge injection in insulators in the Gurney-Mott approach. Non-saturation effects are more pronounced at low gate voltages and ad it has been shown in figure 3.

![Figure 3: non-saturating behaviour of channel current due to the contribution of the injection at S/D electrodes as shown by Koehler-Biaggio in [1].](image)

**Figure 3**: Current-voltage $(I–V)$ characteristics of two surface IFET. The simulation parameters are $C_f = 1.76 \times 10^{-4}$ F/cm$^2$, $\mu = 10^{-4}$ m$^2$V$^{-1}$s$^{-1}$, $n_0 = 10^{25}$ m$^{-2}$, $W = 1.5$ nm, $D = 100$ nm, $\varepsilon = 3$, $L = 3 \mu$m (a), and $L = 25 \mu$m (b). The curves were plotted with increasing gate voltage of 0 V [dashed curve, not visible in (b)], 3, 5, 7, 10, and 15 V (continuous curves).
1.3 Brief on working regimes of OTFTs

In this section, a quick overview of operating regions for modeled OTFT devices is given to introduce terms and concepts which will be utilized in the next chapters.

Linear region

In the linear regime, a film of mobile charge is formed at the interface between the insulator and the semiconductor material.

In the hypothesis of $V_{DS} \leq V_{G} + V_0$, we can consider valid the GCA and uniform the electric field component $\varepsilon_x$ along the D/S direction. Then, we can approximate it as: $\varepsilon_x \approx V_{DS}/L$ and neglect the injection current contribution which is bound to $Q_{DS}$ and to the difference $(\varepsilon_x(L) - \varepsilon_x(0))^2$, then the channel current can be approximated by eq. 20

\[ I_{DS} = \mu_n C_{ins} \frac{W}{L} \left( (V_{GS} + V_0) \cdot V_{DS} \right) \]

\[ \text{eq. 20} \]
and behaves as a resistor with the gate potential modulating its conductance.

**Pinch-off**

![Diagram of OTFT polarization at the pinch-off](image)

In this working region, operating voltages are in the range of \( V_D \geq V_G + V_0 \), thus there will be an abscissa \( x_0 \) such as if \( x \geq x_0 \) there will be no mobile charge in the channel (in other terms, the semiconducting layer is completely *depleted*). For \( x < x_0 \), as \( x \) approaches \( x_0 \), the mobile charge density becomes lower leading to the presence of a depleted region near the drain where the voltage drop will fall to zero (see figure 5 and figure 6). Then, there will be a range of \( x \) where the GCA is no more valid because the fields relationship \( (\varepsilon_x << \varepsilon_y) \) will fall. For the pinch-off condition, if \( x > x_0 \), \( V(x) > V_{GS} + V_0 \) and for \( x > x_0 \), we obtain the voltage drop across the conducting channel (eq. 21).
Working Principles

\[ x = x_0 \Rightarrow Q_G + Q_0 = 0 \Rightarrow -C_{ins} (V_{GS} - V(x_0)) + Q_0 = 0 \Rightarrow -C_{ins} (V_{GS} - V(x_0)) - C_{ins} V_0 = 0 \Rightarrow V(x_0) = V_{GS} + V_0 \]

Thus, the channel current will become independent from the \( V_{DS} \) being \( V_{GS} + V_0 \) the voltage applied to the conducting channel. Then we will have to use the characteristics reported in eq. 18 substituting:

\[
V_{DS} \rightarrow V_{GS} + V_0 \\
L \rightarrow x_0
\]

![Diagram](image-url)

**Figure 6:** Depletion abscissa in the OTFT

If the length of the depleted region is neglected if compared to \( L \), eq. 18 becomes:
As described by eq. 22, the field-effect modulated component of the channel current saturates at the pinch-off, in the depleted region, the vertical electric field pushes the free carriers far from the semiconductor-channel interface and when \( x \) is in \([x_0, L]\), then \( Q_{G} + Q_0 = 0 \) then, the second term of the eq. 22 can also be considered in the depleted region:

\[
I_D = -\mu_n W(-Q_{DS})\varepsilon_x(x) = \mu_n W\varepsilon_x(x)_{t_{ch}}^{x_{ch}} qn_{DS} \, dy = 
\]

\[
eq \mu_n W\varepsilon_x(x)_{t_{ch}}^{x_{ch}} \frac{d\varepsilon_x}{dx} \, dy = \varepsilon_{ch} \mu_n Wt_{ch}\varepsilon_{x}(x) \frac{d\varepsilon_x}{dx} 
\]

By integrating in the depleted region \([x_0, L]\), we obtain:

\[
\int_{x_0}^{L} I_{DS} \, dx = \int_{x_0}^{L} \varepsilon_{ch} \mu_n Wt_{ch}\varepsilon_x(x) \frac{d\varepsilon_x}{dx} 
\]

\[
\Rightarrow I_{DS} = \varepsilon_{ch} \mu_n \frac{W}{L-x_0} t_{ch} \int_{x_0}^{L} \varepsilon_x(x) \frac{d\varepsilon_x}{dx} \, dx
\]

Then,

\[
I_{DS} = \varepsilon_{ch} \mu_n \frac{W}{L-x_0} t_{ch} (\varepsilon_x(L)-\varepsilon_x(x_0))^2 
\]
In the \([x_0,L]\) region, the density of free charge is very low if compared with the channel \((0,x_0)\), then we can approximate the character of \(I_{DS}\) as shown in (eq. 26):

\[
\begin{align*}
\varepsilon_s(x) &>> \varepsilon_s(x_0) \quad \forall x > x_0 \Rightarrow \\
I_{DS} & = \varepsilon_v \mu_v \frac{W}{L-x_0} t_v \left( \varepsilon_s(L) \right)^2 \\
& \approx \varepsilon_v \mu_v \frac{W}{L-x_0} t_v \left( \frac{V(L)-V(x_0)}{L-x_0} \right)^2 \Rightarrow \\
I_{DS} & \propto \frac{(V_{DS}-V(x_0))^2}{(L-x_0)^2}
\end{align*}
\]

This explains the power-law behavior shown in figure 3 for high \(D\) to \(S\) fields.

### 1.4 Thermally activated conduction and compensation rules.

The dependence of charge mobility in organic semiconductor channels from temperature and gate fields for OTFT devices is one of the subjects which have attracted the attention of the recent literature studies \([4][5][6][7]\) in the last years but still today, the charge transport in such materials is still not fully understood.

In organic semiconductors, such dependence has been described in terms of multiple charge trapping \([14]\), hopping \([7]\), charge diffusion processes \([4]\) etc. by starting from common evidence which is the starting point for all these models developments: the dependence of the thermal activation energy \(E_a\) for the mobility from the gate voltage. In particular, we are referring to a phenomenon which for the matter of simplicity we will call \(X\) (i.e. conductivity activation in the active region of the OTFT) and evidencing a thermally-activated behavior and following an exponential Arrhenius-like law versus the temperature (see eq. 27).

\[
eq 27 \quad X = X_0 e^{\left(\frac{-E_a}{k_B T}\right)}
\]
In eq. 27, $k_B$ is the Boltzmann constant, $T$ is the absolute temperature, $E_a$ is the activation energy of the process. In the hypothesis of Arrhenius-behavior $E_a$ can be extracted by experimentally like suggested in [9].

The rule which is empirically obeyed for a wide variety of thermally-activated physical processes is about the pre-factor $X_0$ in the eq. 27 and implies $X_0$ growing exponentially with the activation energy $E_a$ like in

\[
X_0 = X_{00} e^{\frac{-E_a}{E_{MN}}}.
\]

Such feature goes under the name of Meyer-Neldel Rule (MNR) from the names of its discoverers [9].

In eq. 28 $X_{00}$ is a constant (non-thermally activated) pre-factor; $E_{MN}$ is the characteristic energy of the process and is named Meyer-Neldel Energy (MNE). By substituting the MNR law (eq. 28) in the Arrhenius law (eq. 27), we obtain:

\[
X = X_{00} e^{\left(-\frac{E_a}{k_B T} - \frac{1}{E_{MN}}\right)}.
\]

This implies the existence of a typical temperature $T_{MN} = E_{MN}/k_B$ (named *isokinetic* temperature) which makes the process $X$ independent from $E_a$ and finally from the physical parameters which make $E_a$ change.

In the case of an OTFT, once named $X$ the channel’s mobility, for $T = T_{MN}$ the Activation energy becomes independent from the gate voltage. This will be by now the meaning that we attribute to the $T_{MN}$. As we told before, MNR (eq. 29) has been observed for a plethora of physical processes but the quest for the link between the macroscopic source of this behavior and the physical meaning of $E_{MN}$ is still matter of discussion[4] because of its potentiality to be a general rule for the determination of the break-even point in the competition of two opposed activated processes. That’s why it has also been referred as compensation *rule*. 
1.5 Models for the extraction of the channel current

In the study of OTFTs, it’s necessary to consider the contribution to Source and Drain currents due to a non ideal behavior of the gate dielectric which acts as a leaky insulator. This implies a non-perfect insulation of the gate versus the channel and then versus S/D contacts which are usually named gate-leakages. The presence of such parasitic currents which reflects in a non-null gate current $I_G \neq 0$ and then in a static power dissipation in the gate, makes not straightforward the determination of the channel current ($I_{ch}$) which otherwise can be confused with the drain-to-source current ($I_{DS}$). This non-ideality makes complicated the derivation of the channel current (the one which is usually predicted by the physical models i.e. in eq. 18 or in the ubiquitous utilizations of the MOSFET equations). In a deeper detail, from static measurements, we can measure $I_D$, $I_S$ and $I_G$ but for physical modeling purposes, $I_{ch}$ is the parameter which cannot be directly measured but which is the only one, in a static context, which can be thought directly connected to charge transportation in the semiconductor channel.

Nevertheless, because of the failure of the approximation of $I_{ch}$ to $I_{DS}$, performance parameters for the OTFT, transconductance, field-effect mobility, on/off ratio, threshold voltage, on-set voltage etc. cannot be directly extracted then also modeling can be sometimes not physically consistent because of the presence of these parasitic currents. Then, also the extraction of working parameters under thermally activated conditions suffers from an undesired shift in the electrical behavior from the real phenomenon and also from theoretical models.

For devices having negligible gate-leakages, it’s easy to suppose $I_S \approx I_D \approx I_{DS} \approx I_{ch}$ otherwise channel current has to be estimated in an indirect way. Such kind of non-ideality is much more relevant for long-channel devices because of a larger leakage section [10][11]. In fact, $I_{ch}$ grows linearly with the W/L ratio as in the first-order MOSFET model but the gate current $I_G$ is related to channel’s surface (W·L) then, in a perspective of first approximation,
Thus the effect of the gate leakage on the error in the estimation of the channel current from $I_\text{DS}$ grows with the square of the drain to source distance. In literature, it has been successfully employed a method to extract the channel current in inorganic leaky MISFETs (Metal-Insulator-Semiconductor Field-Effect Transistor) which were affected from non-negligible gate dissipations [12][13]. The method is based on the observation of the variations of $I_G$ with the bias being $I_G = I_G(V_{GS}, V_{DS})$ and the extraction of the $I_{ch}$ is made possible by making assumptions on the leakage current components. In detail, Palestri et. Al. started hypothesizing the gate current infinitesimal contribution along the channel direction $x$ to decrease in an uniform way when moving from $x = 0$ to $x = L$ then, for $V_{DS} \neq 0$ the change in the gate current density should be considered a linear function of $x$. Under these conditions an approximation for $I_{ch}$ can be calculated algebraically from measurable quantities with an error which is weakly dependent from bias voltages and at the first order, according to Esseni et. Al. the channel’s current can be written as:

$$eq. \ 31 \quad I_{ch}^{extim} = \frac{I_s + I_D}{2} - \frac{I_{G0} - I_G}{6}$$

Where $I_{G0} = I_G(V_{GS})|_{VDS=0}$ is the gate current at $V_{DS} = 0V$ at a given $V_{GS}$ and $I_G = I_G(V_{GS})|_{VDS}$ is the gate current for $V_{DS} > 0$ at the same $V_{GS}$.

**References**


Chapter 2

A survey on the state of the art
Organic Thin-Film Transistors processing

This chapter is a brief overview of common features, technology and advances in the OTFT branch of Organic Electronics. This introduction, without pretending to be neither complete nor extensive has the objective to sketch out the framework in which the present thesis goes to insert itself. Some significant Literature results have been collected about materials, dielectrics, channel organic semiconductors and the related processing techniques to make easier the tagging of the major on-going activities in OTFT and in the interest sectors where investigations and optimizations are still necessary.

2.1 Performance parameters

Performance of a single organic FET can be evaluated by considering results already assessed for MOSFET devices because they share with them part of the working principles, first-approximation models and some circuital topologies they are intended to be used for [3][4][5].

In particular for the sake of their technological and design relevance a great part of the attention is today dedicated to:

- Charge mobility ($\mu$)
- Gate leakages
- Gate breakdown voltages
- $I_{on}/I_{off}$ ratio
- Threshold and on-set voltages
- Sub threshold slope
Ageing and stress factors
Dynamic/AC behaviours

These parameters are known to be relevant in the determination of the switching speed, static and dynamic power dissipations, logic thresholds and noise margins in digital logics based on MISFETs and finally in the design on complementary-logic circuitry.

Keeping in mind these considerations, it’s natural to understand why among the principal efforts of the research in material development there is the achievement of high charge mobility values, elevated on/off ratios and low working voltages (and threshold voltages).

For these reasons, for a long time, the attention has been kept on the synthesis and development of organic materials which, when employed as channel semiconductors, would result in high field-effect mobility and low concentration of trap states.

As technology advances and as research deepens its knowledge of new material’s physics and chemistry, from the study of new chemical formulations and novel processing technologies, the focus is moving to integration and optimization-related issues switching to higher order perspectives and to system-specific aspects like the necessity to have the availability of both n-type and p-type OFETs but also to make predictable controllable and repeatable the threshold voltages.

Furthermore, another fundamental issue is related to device processing, in fact to make effective the employment of OTFTs, it has become evident the need for fabrication workflows which fit the realization of complementary CMOS-like circuits. From this point of view, the evidence that the maximum operating frequencies (clock-frequencies) are connected (from the device’s point of view) not only to channel’s mobility but also to the capacitive load effect of the gates on the driver circuits, recalls that aspects as gate overlaps and geometric tolerances in layouts and then to design rules have to be addressed [27].

Also environmental and stability issues are emerging as an industrial scenario comes to be prospected: the need for organic materials and devices which exhibit low sensitivity to external contaminations, humidity, oxygen, light etc. are even more
emphasizing the role played by passivation, encapsulation and packaging techniques.

Pushing once more forward the challenges that have to be meet in this field, it will be soon a must the implementation of a scalable and integrable technology consisting of standard libraries of devices, layouts etc. to enable the industrial design to develop new products based on this class of transistors. But, in order to achieve this objectives and beyond some material developments, processes and modeling topics have to be addressed and faced with a system-oriented approach.

2.2 Technological overview

As we told before, from the perspective of a single OTFT device, the main performance parameter is the field-effect mobility of carriers in the channel of the transistor which, for our purposes is not the material’s intrinsic property but the one extracted from device’s characteristics ($\mu_{\text{FET}}$) taking then into account issues related to purity, thin film processing and features, surface traps etc. Its main role played in CMOS-based logic gates is related to switching behaviours, speed and clock-related dissipated power.

Furthermore, the current scientific/technological landscape in material science is well-described by the progresses of such parameter versus time.

In the following image (figure 1) we report the evolution of OTFT performances for p-Type transistors in the last two decades taken from a sector review [4]:

[Figure 1: Evolution of OTFT performances for p-Type transistors in the last two decades]
figure 1: evolution of p-type organic semiconductors in OTFT devices studied from charge mobility point of view [4].

If we compare the evolution of p-type materials with the n-type ones in OTFT technology, we can see that performances were till to 2001 under the threshold of what was possible to do industrially with amorphous silicon-based devices commonly employed in LCD driving backplanes [6] making the n-type organic devices still not competitive for large-area applications.

figure 2: the evolution of n-type devices and materials till to 2001 [6]
Only after those years, a consistent number of valuable results have been obtained in the field of n-type organic semiconductors also thanks to the works of Facchetti, Marks et. al. who addressed fundamental issues involving the synthesis, the stability and processing of this class of organic semiconductors with a novel approach [18][26][37].
2.3 Common architectures for OTFT layouts

Depending on the deposition and patterning processes used for manufacturing of TFT, it’s possible to distinguish between four main distinct topologies based on the location of the gate electrode, source and drain compared to the channel and substrate.

2.3.1 Bottom-gate top-contacts structure (BGTC)

In such architecture, the gate is located directly in contact with the substrate. Therefore the patterning process is simplified (see figure 3). As an instance, if gate was made of inorganic materials (metals, transparent conductive oxides (TCO), etc.), it might be patterned by conventional photolithography or other methods involving the use of acids and solvents which cannot come in contact with organics. In this case, the parameter to consider is, of course, the compatibility of the patterning and the etching processes with the material from which the substrate is made.

It is easy to convince oneself that this kind of topology, easily allows to obtain structures with micrometer-sized gate structures but this not always results in transistor with micrometric channel lengths because on the other hand, this feature depends also from source and drain electrodes patterning (“S” and “D”) and the alignment with the gate itself.
In fact, usually the metal contacts are deposited by vapor phase through a shadow mask which makes particularly difficult to obtain structures with low gate-overlaps and, at the same time, to have a small channel length.

Once considered the above limitations, the BGTC structure can be considered particularly useful as a test structure for the channel material thanks the simplicity of the device’s processing which, in the most usual case, sets channel width and length ($W$ and $L$) during the deposition of patterned source and drain.

2.3.1.1 Alternative means in device’s contacts patterning

Obviously, for metals and other inorganics, subtractive patterning methods already employed in the realization of active-matrix displays exist and now would allow the creation of bottom-contacts or top-gated structures. Among them, we remember the cold-welding process used by Kim, Forrest and Burrows in the definition of the geometry of the cathodes in OLED devices [11].

This method is based on a process characterized by the welding between a metallic film and a mould coated by the same metal and by the application of a convenient pressure to bring the two surface in close contact performing the junction without the need of heating the system (see figure 4). In this case, the mould extraction is able to perform a micrometric-scale patterning of a metal film deposited on organic layers like in an sort of inverse lift-off process.
2.3.2 Top-gate bottom-contacts (TGBK) structure

In this case, Source and Drain geometries are the one that benefit of a simpler and more robust processing technique because they are (similarly to the gate in the case of BGTC) deposited directly on the substrate (see figure 5). There’s no need to say that substrates are less critical in the device fabrication than OSCs and often allow standard photolithography and other common deposition processes.
Examples of top-gate bottom-contacts architectures are shown and explained in literature on prototypes having high performances and also advanced features from the technological perspective. For instance, in [12], a TGBC OTFT having a channel made by pentacene has been processed by thermal evaporation of both the semiconductor and the insulating stack and also the gate. This processing technique led to the integration of a simple organic pixel (an OFET driving an OLED) sketched in the figure 6 taken from literature results[12].

We also have to add that, once the channel’s OSC has been deposited photolithographic processes could still be possible if the gate insulator is a good encapsulant or if appropriate encapsulation techniques are adopted like in [14]. Infact, as we can state by reading the referred work [14] and from figure 7, a silicon nitride (SiNx) can have enough barrier properties to make gate patterning possible. In the specific case, a SiNx film has been deposited by PECVD at low temperature (75°C)[13] and acted as an encapsulant for the subsequent gate patterning processes.
2.3.3 Bottom-gate bottom-contacts (BGBC) structure

The BCBG topology is the most convenient topology from the industrial standpoint because makes it possible to obtain both a better alignment and sufficiently small structures. In fact, this is the topology on which the research it is most concentrated because it allows manufacturing process on flexible substrates and enables device’s printing workflows.

It’s also worth of notice that, except particular cases, Top-Contacts devices (TC) have been reported to offer a lower contact resistance than their Bottom-Contacts homologous (BC). This behavioral asymmetry in contacts is principally bound to the
deposition process of the OSC. In fact, electrical and structural properties of the semiconducting film can change if deposited on a metal surface or not. As an instance, theoretical and experimental studies [8][9] prove that a gold deposition on pentacene shows traces of metal diffusion in the OSC film reducing the electrical potential barrier at the contact-channel interface.

### 2.4 Organic conductors and channel semiconductors

At a first glance, a material’s conductivity is proportional to the product between the concentration of free charge carriers and their mobility in the abovementioned material. The physical parameters that drive such charge density are summarized as follows:

- The thermally-activated intrinsic mobile charge population in the material (depending on the temperature $T$ and the bandgap energy $E_g$);
- The extrinsic carrier population due to a wanted/unwanted doping of the material;
- The eventual presence of an optical excitation;
- The Field-Effect;
- The charge injection;

Nevertheless, it’s necessary to take into account the link between the charge mobility and the following factors:

- Charge transport phenomenons;
- The presence of charge traps;
- The molecular order of channel semiconductor

Also for these reasons the Organic Electronics world is always changing in the quest for the optimal combination among the virtually unlimited mixes between organic conductors and their dopants which as an instance can change a low-conductance polymer (in common
polymers conductance are typically in the order of $\sigma < 10^{-5}$ S/cm) in a doped conductor (30 S/cm) as many works report.

### 2.4.1 Patterning and technology-related issues for channel films in OTFTs

One of the major issues which become relevant when switching from the study of a single OFET device to the realization of a working circuitry for a given application is the patterning of the organic materials when employed as gate dielectrics but principally as channel semiconductors. In fact, elevated On/Off ratios and reduced off-currents can be obtained if one is able to break the undesired conducting paths between semiconductor zones outside the active area in the OTFT.

Such patterning process is delicate for many reasons. In fact, because of their nature, organic films properties are damaged by the exposure to standard patterning processes where the adoption of solvents, wet and dry etchings and the irradiation technologies in the regions where active and dielectric areas have to be defined. That’s why intrinsically-additive technologies, where a subsequent patterning becomes unnecessary, like in the Ink-Jet Printing case (IJP) are even more studied, appreciated and employed.

Anyway, because of the feature sizes reached by conventional optical patterning methods applied to inorganic electronics efforts in the direction of applying them also to organic materials have been encouraged and done. As an instance, we can talk about pentacene patterning. Pentacene has been for a long time attractive and studied because of its characteristics of high mobility (as a p-type semiconductor) and environmental stability; for these reasons it is worldwide known to be one of the major candidates for the fabrication of industrial-scale p-type OTFTs. Then, pentacene patterning has become also a relevant issue.

In the technique we’re going to cite next, a chemical precursor of pentacene is solution-processed and deposited (solution-processing is one of the most interesting alternatives to the vacuum processing of OSCs because of it is extremely less expensive and scalable than thermal evaporation and other processing technologies). The channel
region is patterned by the utilization of photochemical reaction by inducing the polymerization of the zones to persist by means of UV irradiation through a photolithographic mask [15]. In figure 9 the process steps and details are shown by the reference Authors.

After the removal of non-polymerized film regions, a subsequent thermal annealing changes the precursor in pentacene molecules. Electrical performances of obtained OTFTs are acceptable for a bottom-contacts OFET (∼ 0.02 cm²/V*s) even if they are about one order of magnitude below the common devices deposited in ultra-high vacuum by thermal evaporation. On/off ratios for \( I_D \) were also acceptable (\( I_{on}/I_{off} > 2*10^5 \)).

Channel geometries and other patterns showed to be good also on the micron-scale as the Authors showed in figure 10 by making optical microscopy.
In bottom-contacts structures, it is also possible the definition of the channel island by means of processes based on Self-assembled Monolayers (SAM). Such processes act by preventing the adhesion of the channel material to the substrate outside the active surface. In particular it is interesting to consider the process reported in [10] because Authors remarked that it can be useful to break the technological limits, mainly in terms of resolution, which printing techniques and conventional equipments introduce in OTFT downscaling. In a referred work [10], a substrate having S and D pre-patterned structures has been treated with OTS (octadecyltrichlorosilane) to create a low-surface energy monolayer on the top of the gate dielectric. Then the OTS monolayer in the device’s channel has been irradiated in the DUV (deep UV) spectrum to make it removable because of the photochemical reaction which happens in such conditions. By choosing as channel material the 2,8-difluoro-5,11-bis(-triethylsilylethynyl)anthradithiophene, also known by its acronym, diF-TESADT, the Authors of the cited contribution have been also able to reduce the contact resistance by pre-treating the source and drain surfaces with a SAM made by pentafluorobenzenethiol (PFBT) and also obtaining self-aligned structures (see figure 11).
NRP lithography allowed the realization of OTFT-based circuitries with fully defined islands and charge mobilities comparable with amorphous silicon (aSi) about 0.12 cm$^2$/Vs and on/off ratios higher than 10$^5$ as one can state from figure 12.

2.4.2 Solution processing and structural order

As we already mentioned, one of the other needs which arise with increasing importance is to adopt materials that are deposited from solution phase and then avoiding vacuum deposition processes.
and other techniques which are inherently expensive, difficult to maintain and scale-up and down. For this reason, as an instance, starting from promising molecule pentacene (or other acene) through a process of molecular functionalization, Anthony and others [16], obtained high hole mobilities in field effect transistors thanks to the high molecular order which the interaction of the functional groups added to pentacene imposed to the molecules of the material deposited (see figure 13).

This depends on the degree of packing and order of the molecules and, therefore, on how the π orbitals overlap along the channel direction.

The goal of processes of functionalization of small molecules for organic semiconductors is to insert functional groups and to use solution processing allowing crystalline structures to self-assemble into lattices increasingly extended thus improving the order and the mobility and reducing the amount of defects.

An example of this is given by the study of Garnier on a still widely used class of oligomers (thiophenes)[17]. Authors attempted the formation of films with high mobility and, therefore, higher order
factor analysing, in particular, the hexathiophene (sexithiophenes) by means of XRD (X-Ray Diffraction) characterizations.

### 2.4.3 High performance n-type materials in OTFT processing

Studies on thiophenes (by Garnier et Al.) [17] have been also analyzed and enriched by Facchetti and Marks through the insertion of additional functional groups in the aim of reducing the energy levels of HOMO and LUMO (Highest Occupied Molecular Orbital / Lowest Unoccupied Molecular Orbital) of these materials [18] and thus to make possible their operation as semiconductors in n-channel TFTs (n-TFT).

In the referred studies, the best results were obtained on a standard topology (SiO$_2$ dielectric on a silicon gate, gold contacts underneath the channel) with the DFH-4T deposited on an heated substrate at temperatures T > 60 ° C. Device exhibited a mobility of 0.24 cm$^2$/V·s and on/off ratios of $10^7$.

In further works, other analyses and improvements have been obtained by means of the optimization and characterization on the molecular scale [19][20] by studying the variation of the electrical characteristics of films at different deposition temperature reaching outstanding results for such devices: $\mu_{DFHCO-4T} = 0.6$ cm$^2$/V·s (n-type), $I_{on}/I_{off} > 10^7$, $V_T = 10$V).

Since the characteristics of the interface and the deposition process have to be considered a key factor in device’s operation, in other cited studies, the mobility, threshold voltages and ratio on / off are compared versus the type of dielectric, the deposition conditions materials, etc. [21] to investigate the link between device processing and measured performances. Because of the availability of a plethora of OSCs having good holes transport properties, many efforts have been concentrated on the achievement of OSCs having enough n-type conduction capabilities to be employed as channel materials in n-TFTs in enhancement operation (this operation mode is the only possible to achieve channel charge modulation in TFTs because of the lack of the possibility to perform in the inversion mode). As we told n-type
materials in OTFTs are a basic requirement in the realization of complementary logic-based or transmission-gate-based circuitries.

Besides Facchetti’s works, it’s necessary to cite some first fundamental contributions on phthalocyanines (which are p-type materials). In fact, after chemical molecular modifications by introduction of metallic substituents, it has been proved [22] that such phthalocyanines (since now: PC) are capable of good n-type mobilities as the referred work says. In that case, channel materials were deposited by sublimation in a vacuum chamber like other small molecules. In the same publication [22] it has been shown that modified PCs, similarly to other small molecules have performances strictly dependent from film morphology which depends from substrate temperature during the deposition (this factor is in fact able to govern the nucleation process at substrate-gas interface in the vacuum chamber during the evaporation).

As the inset in figure 14 says, thermal heating of the substrate holder can improve greatly the performances of the referred n-type OTFTs.

![Graph showing the dependence between deposition temperature and phthalocyanine n-type mobility as reported by Bao et al. in [22]](image)

Figure 14: In the inset, the dependence between deposition temperature and phthalocyanine n-type mobility as reported by Bao et al. in [22].
In literature results, n-type OSCs-related issues have been analyzed by studying the electrical characteristics obtained in OTFTs by utilizing different molecule's modifications [23] and remarking in some cases ambipolar operation regimes as in [25]. One common factor to a wide class of n-type OSCs is the poor environmental stability of such materials. In fact, in many referred works about n-type OTFTs, electrical characterizations have been done in controlled atmosphere chambers or in vacuum to prevent the interaction of such semiconductors with oxygen which is promoted because the low electron affinity of such materials (the LUMO level is close to the vacuum level).

Research studies in this direction have led to the synthesis and development of special kinds of Perylenes (PDI-FCN₂ etc.) by Facchetti, Wasielewski et al. in 2004 [26] which have exhibited good air-stability performances opening the way to further studies in this sector showing electron mobilities close to the ones obtained for benchmark p-type OSCs (including pentacene). Further improvements had to be expected in terms of on/off ratios (this is a fundamental factor in the reduction of static dissipation in logic gates and drivers [27]). Figure 15 shows the chemical formula of referred perylenes in literature papers [26] and mobility values obtained.

![Chemical formula of perylenes](image)

<table>
<thead>
<tr>
<th>Compound</th>
<th>( \lambda_{\text{opt}} ) [nm]</th>
<th>( \lambda_{\text{on}} ) [nm]</th>
<th>( \varepsilon_{11} ) [V]</th>
<th>( \varepsilon_{22} ) [V]</th>
<th>( \mu ) [cm²V⁻¹s⁻¹]</th>
<th>( I_{\text{on}}/I_{\text{off}} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>PDI-CN₂</td>
<td>520</td>
<td>547</td>
<td>-0.07</td>
<td>-0.40</td>
<td>0.10</td>
<td>10¹¹</td>
</tr>
<tr>
<td>PDI-FCN₂</td>
<td>530</td>
<td>545</td>
<td>+0.04</td>
<td>-0.31</td>
<td>0.04</td>
<td>10⁸</td>
</tr>
</tbody>
</table>

[a] measured in THF (10⁻²/10⁻⁴ M). [b] Measured in a solution of 0.1M tetrabutylammonium hexafluorophosphate (TBAHF₆) in THF versus SCE.

Figure 15: n-type perylene derivatives in OTFT fabrication. Chemical formula and device's performances as shown in [26]

### 2.4.4 Channel anisotropy
As result of structural characterization studies of organic materials with high crystallinity, the transport properties linked to the have been related to the molecular order of channel layers and to direction and orientation of the current density vector \( \vec{j} = \sigma \vec{E} = q \mu \vec{E} \) when compared to the angle that meets the individual molecules of the semiconductor. From this point of view, highly anisotropic features were found in efficiency of transport as demonstrated in his studies about P3HT (Poly (3-hexylthiophene)) by Sirringhaus et al. [28] conducted together with R. Friend in 1999 as shown in figure 16.

2.5 Dielectric materials and surface optimizations
It is clear that the concentration of mobile charge induced in the channel of a FET by the gate field depends on the type of dielectric (dielectric constant) and its thickness, in particular, for an n-FET, in first approximation:

$$Q_n = q_n(x, V_G) t_{ch} = C_{ins} \varepsilon_0 \frac{\varepsilon_r}{t_{ins}} (V_G - V(x))$$

where $Q_n$ is the charge induced in the element of the channel at abscissa $x$, $n$ is the carrier concentration, $t_{ch}$ is the thickness of the channel, $V_G$ is the gate voltage referred to source and $V(x)$ the voltage at the abscissa $x$ evaluated from the source contact to the channel when the gradual channel approximation is supposed. In the end, $t_{ins}$ is the thickness of insulator material and $\varepsilon_r$ its dielectric permittivity.

Then, if we point the attention to such material, it is required that gate insulator material should have in the first instance:

- High dielectric strength
- High dielectric constant
- Possibility to be processed in thin films and pinhole-free
- Good morphologies: extremely smooth, without bumps and undulations
- High adhesion to the underlying layer

Another fundamental aspect is the nature of the interface between gate insulator and the semiconductor which is capable of controlling the morphology, microstructure, and most of the transport properties of the active material, by its superficial energy.

Taking into account the above considerations, it appears clear why there has been an intense scientific production about studies of the role of gate dielectrics and still much work has to be done.

An overview of the increased use of insulators in the organic FETs is provided in the review published in Advanced Materials by Facchetti et al. [30] where such materials are divided into four categories:

- Inorganic Materials
- Polymeric dielectrics
- Layer assembling
Self-assembled monolayers (SAM)
Multilayers (SAMT)
Hybrid materials

2.5.1 Surface treatments on SiO$_2$ and other relevant dielectrics

SiO$_2$ is traditionally one of the most widely used gate insulators in VLSI electronics and it has particularly important in the category of inorganic dielectrics. It has been also used in the world of OE (Organic Electronics) for the realization of bottom-gate topologies with gate of monocrystalline silicon normally used as benchmark gate in the study of single channel materials.

However, this oxide, in particular when grown by thermal oxidation (high thermal budget) from a slice of crystalline silicon, cannot be a relevant player for the in OE applications because of its obvious processing limitations. Furthermore, there are many organic materials that exhibit dielectric constant higher than 3.9 ($\varepsilon_r$ of SiO2) and lower dielectric losses which encourages the application of polymeric materials in the fabrication of gate dielectric layers.

Nevertheless, there are contributions in literature on the interface between silicon oxide and the channel through appropriate surface treatments [32] especially by HMDS (Hexamethyldisilazane), OTS (Octadecyltrichlorosilane) and other Fluoroalkyltrichlorosilanes obtaining an improvement of the transport of charge.

This improvement is attributable to the fact that these treatments cause a change in surface energy of the interface and force a preferential orientation of the molecules in the channel.

As reported by prof. Kobayashi and Coworkers [33], it is possible to increase several orders of magnitude both the mobility of p-type transistors made by pentacene ($C_{22}H_{24}$) and mobility of n-type fullerene-based OTFTs ($C_{60}$) by silicon oxide interfaces treatment.

Those two kinds of semiconductors have been employed because they represented the state of the art in performances and well reproducible and studied results.
In figure 17 the improvements introduced by state-of-the-art surface treatments in the case of n-type and p-type OFETs fabricated on a SiO$_2$ gate dielectric.

![Graphs showing the impact of different treatments on OFET performance.]

In particular, deposition treatments of Self-Assembled Monolayers (since now: SAM) made by NH$_2$, CH$_3$ and F are shown in figure 17.

Not less important is the action of the SAM on the threshold voltages of the same OTFT as shown by Kobayashi remarked before. In the abovementioned works of Veres et al. on surface treatments[32], it can be noticed a clear relationship between changes in surface energy of the insulator and the mobility obtained in P3HT (see also figure 18).
These are just some examples of the capabilities of surfactant treatments in OTFT processing.

### 2.5.2 High-

Beyond interface properties, the use of a insulator having high dielectric constant \( \varepsilon_r \) (namely: high-\( k \) dielectric) is a good method to obtain operating voltages and logic levels sufficiently low to be compatible with the design rules which have to be obeyed to meet the basic market requirements in terms of power consumption and speeds.

As an instance, layers of materials based on metal oxides such as \( Ba_xSr_{1-x}TiO_3 \) obtained by magnetron sputtering, have showed good results in terms of mobility \( \mu_p \) in pentacene that combined with a \( k \) (another symbol used to indicate \( \varepsilon_r \)) of 16, have allowed to obtain operating voltages around 5V and the threshold voltages below 1V as reported by Dimitrakopoulos on "Science" (see figure 19).
Recent results (see figure 20), show a cerium oxide can been employed as a dielectric to further increase the field-effect as reported in [35]:

![Figure 19: OFET trans-characteristics having a gate dielectric made by Ba$_{x}$Sr$_{1-x}$TiO$_{3}$ oxide as reported in [34]](image1)

![Figure 20: Cerium oxide optimization reported in [35]. Gate leakages are reduced by the adoption of a CeO$_{2}$-SiO$_{2}$ in dielectric film fabrication. Mobility performances are outstanding as well.](image2)
As figure 20 shows, CeO$_2$ is characterized by high gate leakage currents as also figure 20 and figure 21 show which can be partly reduced by performing a further passivation by depositing a SiO$_2$ film on the top of the Cerium Oxide film.

More generally, it is given in the literature a more complete picture of the performance of inorganic dielectrics used in OTFT (for convenience we quote the chart in figure 22).

![Figure 21: gate leakages plots in [35]. The add of the SiO$_2$ layer reduces static gate leakages by two orders of magnitude.](image)
figure 22: Comparison of the performance of inorganic dielectrics in OFET structures reported in [30].

<table>
<thead>
<tr>
<th>Dielectric</th>
<th>Method [a]</th>
<th>D [nm]</th>
<th>$C_i$ [nF cm$^{-2}$]</th>
<th>k</th>
<th>$E_B$ [MV cm$^{-1}$]</th>
<th>Semicond.</th>
<th>$\mu$ [cm$^2$ V$^{-1}$ s$^{-1}$]</th>
<th>$I_{on}/I_{off}$</th>
<th>Year</th>
</tr>
</thead>
<tbody>
<tr>
<td>BZT</td>
<td>sputt.</td>
<td>122</td>
<td>17.3</td>
<td>16</td>
<td>4–5</td>
<td>Pentacene</td>
<td>0.32</td>
<td>$10^5$</td>
<td>1999</td>
</tr>
<tr>
<td>BST</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Pentacene</td>
<td>0.4–0.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Si$_3$N$_4$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Pentacene</td>
<td>0.6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ta$_2$O$_5$</td>
<td>anodiz.</td>
<td>70</td>
<td>23</td>
<td>4–5</td>
<td>DH-ST</td>
<td>Pentacene</td>
<td>~0.03</td>
<td></td>
<td>2000</td>
</tr>
<tr>
<td></td>
<td>e-beam</td>
<td>100</td>
<td>21</td>
<td>&gt;1</td>
<td>P3HT</td>
<td>Pentacene</td>
<td>~0.2</td>
<td></td>
<td>2002</td>
</tr>
<tr>
<td>Al$_2$O$_3$-x</td>
<td>sputt.</td>
<td>270</td>
<td>7</td>
<td>3</td>
<td>PTAA</td>
<td>P3HT</td>
<td>3 x $10^5$</td>
<td></td>
<td>2003</td>
</tr>
<tr>
<td>Al$_2$O$_3$</td>
<td>anodiz.</td>
<td>120</td>
<td>60</td>
<td>~8</td>
<td>PTAA</td>
<td>P3HT</td>
<td>3 x $10^5$</td>
<td></td>
<td>2003</td>
</tr>
<tr>
<td>Ta$_2$O$_5$</td>
<td>anodiz.</td>
<td>86</td>
<td>248</td>
<td>24</td>
<td>Pentacene</td>
<td>P3HT</td>
<td>2.4 x $10^4$</td>
<td></td>
<td>2003</td>
</tr>
<tr>
<td>Ta$_2$O$_5$</td>
<td>sputt.</td>
<td>66</td>
<td>248</td>
<td>24</td>
<td>Pentacene</td>
<td>P3HT</td>
<td>2.4 x $10^4$</td>
<td></td>
<td>2003</td>
</tr>
<tr>
<td>SiO$_x$</td>
<td>PECVD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Pentacene</td>
<td>0.01</td>
<td></td>
<td>2003</td>
</tr>
<tr>
<td>SiN$_x$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Pentacene</td>
<td>0.2–0.4</td>
<td>~$10^4$</td>
<td>2003</td>
</tr>
<tr>
<td>TiO$_2$</td>
<td>sputt.</td>
<td>97</td>
<td>373</td>
<td>41</td>
<td>-3</td>
<td>P3HT</td>
<td>5 x $10^3$</td>
<td></td>
<td>2004</td>
</tr>
<tr>
<td>Al$_2$O$_3$</td>
<td></td>
<td>93</td>
<td>79</td>
<td>8.4</td>
<td>-8</td>
<td>P3HT</td>
<td>5 x $10^3$</td>
<td></td>
<td>2004</td>
</tr>
<tr>
<td>Al$_2$O$_3$</td>
<td>anodiz.</td>
<td>~7</td>
<td>600–700</td>
<td>9–11</td>
<td></td>
<td>P3HT</td>
<td>1.1–1.4 x $10^3$</td>
<td></td>
<td>2004</td>
</tr>
<tr>
<td>Ta$_2$O$_5$-air</td>
<td>sputt.</td>
<td>90</td>
<td>280</td>
<td>7.4</td>
<td></td>
<td>Pentacene</td>
<td>0.06–0.1</td>
<td></td>
<td>2004</td>
</tr>
<tr>
<td>Cd$_2$O$_3$</td>
<td>IBDA</td>
<td></td>
<td></td>
<td>25</td>
<td>Rubrene</td>
<td>Pentacene</td>
<td>1.5–20</td>
<td></td>
<td>2004</td>
</tr>
<tr>
<td>TiO$_2$+PcMS</td>
<td>anodiz.</td>
<td>8+10</td>
<td>228</td>
<td>7.4</td>
<td></td>
<td>Pentacene</td>
<td>0.1</td>
<td></td>
<td>2004</td>
</tr>
</tbody>
</table>

[a] Dielectric deposition method.
2.6 Polymeric dielectrics

It is necessary to remember that the insulating polymer have the great advantage to be deposited from solution and therefore to be cheaper than the inorganic competitors. This is one of the reasons why in OE the last purpose is to realize whole organic circuitry (fully-organic). In the above-mentioned Facchetti’s review [30] is reported a table that summarizes the performance of the OTFT realized with insulating polymer (see figure 23).

<table>
<thead>
<tr>
<th>Dielectric</th>
<th>Method</th>
<th>(d)</th>
<th>(C_i)</th>
<th>(k)</th>
<th>(E_{\text{g}})</th>
<th>Semicond.</th>
<th>(\mu)</th>
<th>(I_{\text{on}}/I_{\text{off}})</th>
<th>Year</th>
</tr>
</thead>
<tbody>
<tr>
<td>CYPEL PVA</td>
<td>Cast</td>
<td>6</td>
<td>10</td>
<td>18.5</td>
<td>7.8</td>
<td>6T</td>
<td>0.034</td>
<td>0.00021</td>
<td>1990</td>
</tr>
<tr>
<td>PI</td>
<td>Print</td>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td>P3HT</td>
<td>0.01-0.03</td>
<td>10^6</td>
<td>1997</td>
</tr>
<tr>
<td>PVP-CP</td>
<td>SC</td>
<td>260</td>
<td>12</td>
<td>3.6</td>
<td>2-3</td>
<td>Pentacene</td>
<td>2.9</td>
<td>10^5</td>
<td>2002</td>
</tr>
<tr>
<td>PVP-CL</td>
<td>SC</td>
<td>380</td>
<td>2</td>
<td>4.0</td>
<td>1-2</td>
<td>Pentacene</td>
<td>3.0</td>
<td>10^5</td>
<td>2002</td>
</tr>
<tr>
<td>CR</td>
<td>SC</td>
<td>&gt;1000</td>
<td>0.43-4.97</td>
<td>0.43</td>
<td>0.97</td>
<td>6T</td>
<td>0.006</td>
<td>10^{-2-10^{1}}</td>
<td>2002</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DH-ST</td>
<td>-0.04</td>
<td>10^{-2-10^{1}}</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PCCu</td>
<td>-0.003</td>
<td>10^{-2-10^{1}}</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Pentacene</td>
<td>-0.1</td>
<td>10^{-2-10^{1}}</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Pentacene</td>
<td>0.04</td>
<td>10^{-2-10^{1}}</td>
<td>2004</td>
</tr>
<tr>
<td>CYPEL PVP</td>
<td>SC</td>
<td>1200</td>
<td>8.85</td>
<td>12</td>
<td></td>
<td>Pentacene</td>
<td>0.0002</td>
<td>10^{-2-10^{1}}</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>900</td>
<td>5.59</td>
<td>5</td>
<td></td>
<td>Pentacene</td>
<td>0.03-0.003</td>
<td>10^{-2-10^{1}}</td>
<td></td>
</tr>
<tr>
<td>Polyorb.</td>
<td>SC</td>
<td>500</td>
<td>17.8</td>
<td>10</td>
<td></td>
<td>Pentacene</td>
<td>0.1-0.3</td>
<td>10^{-2-10^{1}}</td>
<td>2004</td>
</tr>
<tr>
<td>PVP-CL</td>
<td>Cast</td>
<td>600-700</td>
<td>3.5-5.4</td>
<td></td>
<td></td>
<td>Pentacene</td>
<td>0.25</td>
<td>10^{-2-10^{1}}</td>
<td>2004</td>
</tr>
<tr>
<td>nanoTiO_2</td>
<td>SC</td>
<td>~1200</td>
<td>3</td>
<td></td>
<td></td>
<td>Pentacene</td>
<td>~0.0003</td>
<td>10^{-2-10^{1}}</td>
<td>2004</td>
</tr>
<tr>
<td>BCB</td>
<td>SC</td>
<td>50</td>
<td>235</td>
<td>15</td>
<td>&gt;3</td>
<td>TFB</td>
<td>10^{-2}</td>
<td>10^{-2-10^{1}}</td>
<td>2004</td>
</tr>
<tr>
<td>CPV-C_n</td>
<td>SC</td>
<td>15</td>
<td>300</td>
<td>15</td>
<td>&lt;3</td>
<td>Pentacene</td>
<td>1</td>
<td>10^{-2-10^{1}}</td>
<td>2005</td>
</tr>
<tr>
<td>CPS-C_n</td>
<td></td>
<td></td>
<td>225</td>
<td>15</td>
<td></td>
<td>Pentacene</td>
<td>0.08</td>
<td>10^{-2-10^{1}}</td>
<td></td>
</tr>
</tbody>
</table>

[a] Dielectric deposition method.

figure 23: Polymeric Dielectrics and OTFT performances [30]

2.6.1 Composite dielectrics

The improvement of static performance of the OTFT can be achieved also by means insulating composite materials. In [31] it is shown the comparison between a pentacene based OTFT device with
channel and gate in Pedot:PSS with a BGTC structure (see figure 24) with PVP (poly-4-vinylphenol) dielectric and the same material in which they are dispersed TiO$_2$ nanoparticles (as is known, the TiO$_2$ is a high-k dielectric, k = 80 [24]).

![Figure 24: The OTFT structure with insulator composite as shown in the Wilk’s paper [24]](image)

To quantify the difference in the device behaviour it is important consider the output characteristic of such kind of TFT (see figure 25).

![Figure 25: The increase in the OTFT transconductance due to the use of nanocomposite dielectric with high-k materials [24]](image)

A qualitative and quantitative explanation of this optimization is to be found clearly in the increase of dielectric constant of the film obtained as shown in figure 26 for different concentrations of nanoparticles.
In the use of composite materials is crucial to ensure that the electrical insulation properties of the gate are preserved by the presence of dispersed particles. This is a necessary condition, together with the reduction of interface traps by surface treatment, for the realization of high-performance transistors. An example of this kind of study can be supplied by Wang, Lee et al. [29]. In this paper, the authors, studied the leakage current as a function of TiO$_2$ weight percentage dispersed in polyimide matrix (see figure 27).

Moreover, the devices transcharacteristics are compared versus the concentration of NP showing a threshold in the worsening of the on-off ratio (figure 28).
2.6.2 Self-assembled dielectrics

Self-assembled (SA) films can be used to realize an extremely thin (2 to 6nm) and virtually free of defects gate insulator obtaining, at the same time, dielectric strength of the order of tens of MV/cm as shown in the table of figure 29.

<table>
<thead>
<tr>
<th>Dielectric</th>
<th>( \varepsilon_0 ) [nm]</th>
<th>( C_d ) [( \varepsilon_0 \cdot \text{cm}^{-2} )]</th>
<th>( E_s ) [MV/cm]</th>
<th>Semicond.</th>
<th>( n ) [cm(^2) V(^{-1}) s(^{-1})]</th>
<th>( I_{sat}/I_{off} )</th>
<th>Year</th>
</tr>
</thead>
<tbody>
<tr>
<td>OTS</td>
<td>2.5</td>
<td>154</td>
<td>9-12</td>
<td>GT</td>
<td>0.00096</td>
<td>(-10^7)</td>
<td>2000</td>
</tr>
<tr>
<td>PMD-OTS</td>
<td>2.5</td>
<td>900</td>
<td>14</td>
<td>DEGT</td>
<td>0.2</td>
<td>(-10^4)</td>
<td>2004</td>
</tr>
<tr>
<td>SAMT-I</td>
<td>2.3</td>
<td>400 [1100]</td>
<td>5-6</td>
<td>DH-4T</td>
<td>0.04</td>
<td>(-10^3)</td>
<td>2005</td>
</tr>
<tr>
<td>SAMT-II</td>
<td>3.2</td>
<td>710 [2500]</td>
<td>6-7</td>
<td>DH-4T</td>
<td>0.02</td>
<td>(-10^4)</td>
<td></td>
</tr>
<tr>
<td>SAMT-III</td>
<td>5.5</td>
<td>310 [760]</td>
<td>6-7</td>
<td>DH-4T</td>
<td>0.06</td>
<td>(-10^3)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GT</td>
<td>0.002</td>
<td>(-10^4)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DFFC-4T</td>
<td>0.02</td>
<td>(-10^3)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PPuCl</td>
<td>0.005</td>
<td>(-10^3)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DH-4PFPF</td>
<td>0.01</td>
<td>(-10^3)</td>
<td></td>
</tr>
</tbody>
</table>

Among the characteristics of the SA dielectrics, there is of course the possibility to obtain high gate capacitance, but also the advantage of being able to be realized by means of solution process, therefore with low complexity and cost (dipping, spin coating, IJP, etc.). For these and other reasons, they have attracted, over the years, great interest in the scientific community reaching quite encouraging results. For example, in the case of pentacene transistors, at this point...
it is important to remember the Halik and Klauk paper published in 2005 on Nature [36] in which a SAM dielectric of only 2.5 nm is inserted in a benchmark structure, bottom-gate top contacts, made on silicon wafers.

![Figure 30](image_url)

Figure 30: Performance of an organic transistor made by the deposition of a SAM dielectric on which are grown by vapour phase three molecular layers of pentacene thin film [36].

The figure 30 shows the structure of the transistor made by the SAM technique to which we are referring. The mobility obtained with this kind of devices is of the order of 1cm²/V⋅s the on/off ratio about $10^6$ and operating voltages in the active region less than 3V.

The natural evolution of SAM dielectrics, as for the above mentioned high-k insulator, is the multi-layer structure (see figure 31): we will refer to these systems with a more properly name, Self-Assembled Multilayer (SAMT) [37]. These dielectrics exhibit very high gate capacitance (up to 2500nF/cm²) and, like the SAM, may be deposited from solution on flexible substrates in order to realize both n-type and p-type transistors [37]. The on/off ratio is still low (about $10^3$) as often happens in the case of SAM.
2.7 Source and Drain electrodes in OTFTs

Strictly thinking to the materials involved in the realization, the performance of an organic transistor depend, and of course, not only from the properties of the semiconductor channel and of the gate insulator, but also from the physical-chemical properties of the source and drain contacts that are responsible for the injection of carriers modulated by the effect of the field within the channel region. In particular, it is clear those technologically attractive electrodes, in order to minimize the ohmic losses, have a high conductivity and at the same time they are characterized by a low contact resistance ($R_s$) which is often a critical factor in OFET operation (reduces the drain current).

In addition, the interface between the electrodes and the channel is comparable to a metal/semiconductor junction and it is necessary to pay particular attention to the electrical characteristics of the resulting device realized by the junction itself. The contact should have an ohmic characteristic and this goal is achieved depends on the barrier between the energy levels related to the contacts and the channel.

The reduction of this barrier is obtained, for a given semiconductor, by choosing the appropriate material with which realize the Source and Drain, as well as by the adoption of process improvements and interface treatments. Equally important, as regards the feasibility of a particular transistor and its integration in complex logic, are the possibility to realize a patterned structure of the
electrodes with high aspect ratio and the possibility to implement it on large areas.

Realization cost and environmental stability complete the main technical specifications associated with the electrodes in the OTFT devices.

In the following paragraphs we will analyze different kind of materials that have been already investigated in the literature in order to care about the specifications that have been discussed until now.

2.7.1 Inorganic electrodes

The inorganic conductors are good candidates to be used as electrodes for OFET transistor, because of the wide availability and their good environmental stability, and because they have been already well characterized in the past. These materials are often easy to find and the purification process is not so difficult, in addition deposition methods are already studied and established including a good patterning capability and process reproducibility. However, they are often poorly suited to be used on flexible substrates and cannot be sustainably used in optical applications where high transparency is essential.

2.7.1.1 Metallic contacts

The metal contacts are the most commonly used materials into benchmark structures realized to study the characteristics of a single transistor placed outside of a complex circuitry, and so to study the material properties of the channel or insulator in easy way. They usually have the advantage of a high conductivity and for this peculiarity they are used as good interconnection layer especially for large area microelectronic applications.

The wide number of metals available in nature and the wide range of work functions ($W_F$) which they exhibit, allow us to obtain quite easily ohmic contacts. In particular, it is expected that the boundary region between the semiconductor channel and the contact, behaves, as already mentioned, in the form of Schottky junction in which, obviously, the lower is the potential barrier between the two
materials, the higher is the current passing through the junction itself. Thus, for p-type transistor, the contact is much better as the $W_F$ of the contact approaches the semiconductor HOMO level (in which we would like to inject holes).

Many p-type materials have HOMO levels that require, for the adequate holes injection, high work-function electrodes to minimize the interface barrier. For example, for p-type pentacene based transistors, it will be sufficient to use metals such as gold, nickel, platinum, etc. to realize the appropriate source and drain contacts (see table 1).

<table>
<thead>
<tr>
<th>Metal</th>
<th>$W_F$(eV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Au</td>
<td>5.10</td>
</tr>
<tr>
<td>Pt</td>
<td>5.65</td>
</tr>
<tr>
<td>Ni</td>
<td>5.15</td>
</tr>
<tr>
<td>Co</td>
<td>5.00</td>
</tr>
<tr>
<td>Cu</td>
<td>4.65</td>
</tr>
</tbody>
</table>

Table 1: some metals having high work-function

The issues related to the energy bands alignment between Source/Drain and semiconductor were extensively investigated in the literature for many materials combinations.

In figure 33, it is shown a diagram about the situation of the energy levels that exists between a gold contact and the HOMO level of a pentacene film, as described by Horowitz in an interesting paper [7].
For instance, the gold Fermi level is approximately $W_F = 5.10$ eV and the pentacene HOMO level as estimated in [7] has to be approximately 5.2 eV, the barrier should appear extremely limited (0.1 - 0.2 eV ) and the quality of the contact is theoretically optimal. However, in practice, the contact resistance is much higher than expected and exhibits a non-ohmic contact behaviour. This is also confirmed by PES (Photo-Electron Spectroscopy) measurements [38] that have shown a shift of more than 1 eV between the two materials, actually lowering the metal Fermi level as the contact has been realized (see figure 33). This was attributed to the formation of interfacial dipoles that modify the energy profile at the border of the source and drain contacts.
The effect of the barrier height at the contacts on the electrical potential profile along the pentacene channel for a gold top in-contacts (TC) OTFT has been investigated by Nakamura et al. [42] in 2005 by potentiometric measurement carried out in situ using a Atomic force microscopy technique (AFMP), see figure 34.

In the above mentioned work [42], the surface potential of the channel for an TC-OTFT is measured by scanning with an AFM tip in both directions while the transistor is biased in active region. Close to the contacts, the sharp drop in potential V(x) confirms the presence of a Schottky barrier diode at the interface, and a consequent non-negligible contact resistance, that can be placed in the areas in which the profile shows the greater slope (see figure 35), in fact, a comparison with 2D simulations reported by Nakamura in [43], it is possible to quantify the contribution of non-ideal behaviour due to the mismatch energy and the lowering of mobility due to thermal deposition of metal through a shadow mask and to the consequent metal diffusion in the semiconductor layer.
As already mentioned, it 'also important to note the reasons that cause a drastically different behaviors for the metal contacts depending on whether they are used in BC or TC topologies.

From the physical point of view, an analysis similar to the one already seen, the KFM (Kelvin Probe Force Microscopy), is also useful in this direction as shown by Puntambekar, Pesavento and Frisbie [44] in a comparison of potential profiles expressed by structures bottom-contacts and top-contacts-contacts respectively (figure 36).
This helps to explain why the bottom-contacts structures (BC), if not properly optimized at the interface, typically have much lower performance in comparison with TC structure. These kinds of studies show, another time, the importance of surface treatments at contact/channel interface.
2.7.1.2 Surface treatments of metal-semiconductor interfaces

To functionalize the semiconductor/contact interface follows what already seen for surface’s treatments of gate insulator. For example, in [39], the surface of Gold electrodes in an OTFT is functionalized through different treatments: thiophenol, 2-mercaptoethanesulfonic acid and thioketone (see the structure in figure 37). In table 2, these treatments are referred with numbers (1), (2) and (3).

![Figure 37: Functionalization of Ti/Au electrodes for OTFT as reported in [39]](image)

<table>
<thead>
<tr>
<th>Modification</th>
<th>mobility (m^2/Vs)</th>
<th>on/off ratio</th>
<th>g_{3,0V} (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>none</td>
<td>100</td>
<td>1.4 ± 0.3 x 10^{-4}</td>
<td>0.5 ± 0.1</td>
</tr>
<tr>
<td>1</td>
<td>50</td>
<td>5.1 ± 0.9 x 10^{-4}</td>
<td>1.3 ± 0.3</td>
</tr>
<tr>
<td>2</td>
<td>55</td>
<td>7.6 ± 1.1 x 10^{-4}</td>
<td>1.8 ± 0.2</td>
</tr>
<tr>
<td>3</td>
<td>9000</td>
<td>2.2 ± 0.7 x 10^{-2}</td>
<td>12.2 ± 1.4</td>
</tr>
</tbody>
</table>

*Values are an average of many devices (>10) with channel lengths ranging from 40 to 100 nm.

Table 2: Comparison of performances for OTFT with treated contacts:

1: thiophenol; 2: 2-mercaptoethanesulfonic acid; 3: thioketone [39]
From table 2, it is easy to observe that a single molecular layer (from here “monolayer”) of thioketone is the best process between the three ones, improving the pentacene channel mobility of about two orders of magnitude, and giving some benefits also for $I_{on}/I_{off}$ ratio.

Another example of surface treatment with monolayer deposition is shown in [40]: the transistor contacts are first immersed in a solution of 4-nitrobenzenethiol and then the semiconductor is deposited over them (see figure 38).

In [40], two identical substrates with insulator and Source and Drain contacts are exposed to OTS (octadecyltrichlorosilane) in vacuum at 100°C, to improve mobility in saturation region. Just one of the two substrates follows the said treatment (see figure 39 and figure 40), giving an improvement of performances for pentacene transistor in linear region. In particular, the improvement is clear at low Drain voltages and for mobility in linear regime ($0.55 \text{ cm}^2/\text{V} \cdot \text{s}$). (Note: considering that transistor mobility is dependent from Gate voltage, the evaluation of mobility in linear regime often gives lower values than ones in saturation regime; is generally true that $\mu_{\text{LIN}} < \mu_{\text{SAT}}$).
2.7.1.3 Patterning methods for metallic contacts

Given the particular topologies of devices, often organic materials (insulators and semiconductors), over which metallic contacts are deposited, could not resist a conventional photolithography process. Because using evaporation shadow-masks, without particular approaches, doesn’t permit precise structures, little enough and aligned with Gate contact, literature is rich of many different methods for depositing and defining metallic contacts applying innovative processes.

In [41], Gold contacts Source and Drain for OTFT are deposited from liquid phase, applying a printing process. Technologically viewing, this solution is quite interesting, because it seems less expensive than vacuum deposition techniques or than lamination and, at the same time, more electrically efficient than polymeric conductors deposited from solution, like PEDOT:PSS and doped Polyaniline, which intrinsically show lower conductivity than metallic contacts [46][47].

An ink is made of a suspension of Gold nanoparticles functionalized with n-Buthanethiol (Au-C4), dimensions from 1 to 4 nm. The ink is printed on a test structure of Si/SiO2 to create Source and Drain contacts for a BC-OTFT (see figure 41). A relative low-
Chapter 2

thermal-budget treatment turns the solution into a compact solid film (see figure 42).

Figure 41: deposition process for an ink of Gold nanoparticles, as reported by Wu et al. [41]; on the right, an optical image of an OTFT fabricated using this technique.
2.7.2 Polymeric electrodes

A big limit for flexibility and transparency of organic circuits is the presence of metallic contacts and inorganic oxides. Thus, materials like PEDOT:PSS and doped Polyaniline are tested to fabricate logic circuits with OTFTs, to obtain devices with both organic semiconductor and Source and Drain organic/polymeric contacts, also because in this way printing and spin-coating deposition techniques can be applied. However, these materials show high resistivity and contact resistance, and tend to create non-ohmic contacts.

2.7.2.1 PSS:PEDOT

Poly(3,4-ethylenedioxythiophene):poly(4-styrenesulfonate) (PEDOT:PSS), is a material widely employed in Organic Electronics,

---

1 Printing techniques:
- Digital
  - IJP
  - Thermal
- Gravure printing (a cylindrical metallic surface presents pits which can contain very small quantities of ink to release on the substrate to print)
- Offset lithography
- Flexography
in particular in OLEDs [50][51][52] as a Hole Injection Layer (HIL), thanks its high work-function.

One of its advantages is a rather high conductivity (about 1 S/cm, as shown in [53]) and low sheet resistance. Another important characteristic is that it is water soluble, which gives the direct opportunity to use it as an ink for IJP systems, as done in [54].

Moreover, recent technological advancements have succeeded in using it for OTFTs with self-aligned contacts [55]. In this paper, published in Nature on 2007, authors report on an OTFT with polymeric Gate of PEDOT:PSS, applying a process called SAP (Self-Aligned Printing), already shown in [56], obtaining scalable sub-micron structures. Source and Drain contacts are produced in the following way: a first structure (for example, Source) of PEDOT:PSS is deposited through IJP and then its surface energy is reduced using a suitable process; in this way, a second structure (Drain) deposited to partially cover the previous one, doesn’t wet the surface and moves at the side, forming automatically a gap to create the device channel (see figure 43).

![Figure 43: Self-aligned structures for OTFTs, with Gate of sub-micron length, are obtained modifying the wettability of a drop of PEDOT:PSS.](image)
2.7.2.2 Polyaniline

Among the polymeric materials, Polyaniline (PANI) always had large attention, for the possibility to pattern it at photolithography quality without needing to etch material. In particular, in Gelink on APL, completely polymeric OTFTs integrated circuits are shown.

The interconnection lines and OTFTs’ Sources and Drains have been produced through photopatterning of a PANI film 200 nm thick: PANI is exposed to deep UV radiation, to turn it into the much less conductive leucoemeraldine (see figure 44).

\[\text{figure 44: photopatterning of PANI to fabricate a logic of p-type transistors, with nominal feature size of 1 µm, and OTFTs characteristics.}\]
One interesting character of PANI is its qualitatively different behaviour respect to Gold when employed for contacts. In fact, as reported by Blanchet et al. in [49], the output characteristics in linear regime of a BC-OTFT using PANI contacts show ohmic trend, while the corresponding TC-OTFT acts differently (see figure 45).

2.7.3 Composite materials for Source and Drain electrodes

Composite materials, as Gate insulator and as electrodes, are one of the approaches employed to improve the OTFT performances. In paragraph 2.7.1.3, we have already seen that a dispersion of Gold nanoparticles can be applied to fabricate patterned electrodes.

Also Carbon nanotubes are quite often applied. For example, in [57], a dispersion of Single-Walled Nano Tubes (SWNT) is deposited using spin-coating technique. To have contacts conductive enough to be employed in OTFTs, but not increasing the SWNT concentration beyond the percolation limit (and other important effects), authors apply the self-assembling of a matrix of poly(styrene-block-4vinylpyridine) (PS-b-P4VP) doped with HAuCl₄·3H₂O and with SWNT dispersed into, to increase electrical conductivity and not reduce film transparency.

In figure 46, clear field TEM images are shown for a stabilized film (a) and at the highest possible concentration of doping (b). In (c),
an AFM tapping-mode image is presented at very low scale, to show the presence and uniformity of SWNT.

![Figure 46: Film of stabilized PS-b-P4VP (a); the same material with the highest doping concentration (b); AFM image (c) [57]](image)

Observing also the transmittance measurements (figure 47), these results state this kind of material is very good for fabrication of completely transparent OTFTs. Devices have been produced, with these contacts and pentacene semiconductor, through spin-coating deposition and micro-imprinting patterning.

![Figure 47: Transmittance measurements of the composite film obtained by Sung in [57]. Sheet resistance can be varied by doping; the value here applied is 6000 Ω/sq [57].](image)

The estimated performances are: mobility of 0.05 cm²/Vs and on/off ratio of 10⁵, as can be seen from figure 48.
figure 48: electrical characteristics of OTFTs presented in [57], and patterning of conductive transparent film obtained using micro-imprinting
2.8 Conclusions

The development of the organic thin film transistors is evolving quickly and most of the efforts are being focused on the overcoming of the technological limits which make the employment of these devices in integrated circuits complex, in particular in large area applications (typical characteristic of flexible display).

Further efforts are invested whereas it is possible to glimpse the possibility of improvement concerning:

- Development of n-type channel materials
- Issues of structure patterning
- Issues of scaling
- Research of self-aligned processing (consequent reduction of gate overlaps)
- Static and dynamic electrical modeling
- Low-cost and high-productivity deposition methods
  - Vacuum-free deposition techniques
  - Advanced gravure printing techniques and innovative roll-to-roll systems
- Implementation of high-efficiency complementary logics
- Realization of OTFT based sensors
- Research of high environment and thermal stability materials
  - Development of passivation and encapsulation techniques
- Development of surface treatments for
  - Reducing S and D contact resistances
  - Reducing the potential barriers at contact interfaces
  - Increasing of channel mobility
  - Optimizing of the performances in linear region characteristics
  - Passivation of the gate insulators
  - Defining of the solution-deposited contacts
The research on the OE field has to face all these challenges, and more other ones, so that this new technology can assert itself and become competitive covering the market sectors left still partially unexplored by the inorganic electronic technology.

Relying on the literature information reported in the State of the Art of the present doctoral thesis and on the just exposed Conclusions, future technological guidelines have to be defined for the development of this research activity.

The guidelines are defined setting the target of integrating organic and/or polymeric and inorganic commercial materials in optimized structures in terms of electrical performances and fabrication processing.

In particular, the topological factor is a fundamental component of the future organic transistor development: as disclosed, bottom-gate (BG) architectures are particularly advisable for optimizing the channel-semiconductor interface. Moreover, at the aim of obtaining the highest profit from the patterning techniques developed in inorganic electronic and from emerging, not conventional methods, structures with source and drain contacts placed under the channel will be realized for reducing the issues related to gate-overlap, loss currents and parasitic effects due to the diffusion of the vapour-phase deposited metals towards organic polycrystalline or amorphous semiconductor.

In conclusion, the BGBC architecture appears particularly suitable for the future improvements of the presented activity. The drawback for using of this structure lies in the formation of interfacial dipoles between source/drain and channel thus increasing the contact resistance, producing potential barriers and reducing the device saturation current. At this aim, new processes will be experimented to optimize the contact-semiconductor interface putting down undesirable phenomena (injection barrier and parasitic resistances).

As the choice of commercial materials to be employed in OTFT is wide and the electrical performances in static and dynamic regimes are often correlated to technological factors, such as processing, architectural and interface physics factors, the future research will consist in using of available materials and in optimizing the structure through the study and the modeling.
Organic semiconductors, such as Pentacene (C$_{22}$H$_{14}$), il P$_3$HT (Poly (3-Hexylthiophene)) and modified PPV, such as MDMO-PPV (poly[2-methoxy-5-(3,7-dimethyloctyloxy)]-1,4-phenylenevinylene), will be inserted in planar OTFT structures. Polystyrene (PS), Polyimide (PI) and conventional photoresist (PR) films will be deposited by solution with different thicknesses and will be characterized as dielectric layers. High-work-function metals, such as gold, nickel, etc., and also organic conductors, such as doped polyaniline (for optical patterning) and PEDOT:PSS (Poly(3,4-ethylenedioxythiophene) poly(styrenesulfonate)) based materials, will be employed for realizing ohmic contacts on p-type semiconductors.

Since the losses due to the dielectric gate are considered the main causes of the damage of the performances of MIS field-effect transistors, the static and dynamic characterizations of these structures will be performed taking into account the above-mentioned non-idealities. Analysis on the injection physics and the carrier transport of the materials employed as insulators or semiconductors will be necessary in order to study the specific issues related to different device architectures in quantitative manner. In particular, at the aim of studying and potentially improve the dielectric behavior inside FET structure, high- and low-temperature characterizations will be carried out for analyzing the modifications in desired (horizontal) and undesired (vertical) transport physics of electrical charge.

The investigation of the mechanisms correlated to these phenomena will be performed evaluating the channel carrier mobility with relation to the transverse and longitudinal electric field, to the interface microstructure analyzed by means of electronic scanning microscopy - SEM - and atomic force microscopy -AFM, to the material crystalline lattice modifications examined by X-ray diffraction -XRD, etc.

The modifications of the trap states and the free-carrier density are the crucial factors which influence the OFET electrical characteristics and they are usually correlated to UV/Visible/IR radiation effects in reversible or irreversible manner. As concerning this point of view, an analysis of the physical parameters linked to transient or permanent effects induced by the interaction of semiconductor channel layer with the light radiation and external environment as consequence of the same radiation effect (oxidation,
photolysis). In this perspective the chosen topology clearly has got a fundamental rule in the treatments of the dielectric-channel and contact-channel interfaces.

Preliminary tests will be aimed to understand the physics and the properties of the interfaces and of the employed materials in order to optimize the transport characteristics for obtaining a carrier mobility enhancement and channel region decreasing whereas parasitic effects take place.
References

[34] Dimitrakopoulos, C.D. et al. Science 1999, 283, 822
[45] Sirringhaus et al., Science 2000, 290, 2123


[56] Sele et al., Adv. Mater. 2005, 17, No. 8, April 18

Chapter 3

Gate-leakages in polymeric dielectrics and layout optimization

The purpose of this chapter is to highlight the importance of the analysis of non-idealities in the static electrical characteristics of organic p-type thin film transistors (OTFTs). Such studies can improve the interpretations of the performance parameters as carrier mobility and device threshold voltage. Our investigation includes the characterization of Pentacene-OTFTs fabricated with different gate dielectrics to study the impact of gate leakage currents in the modeling of static characteristics of the device, and the effects of thermal annealing on such device non-idealities.

3.1 Introduction

Pentacene (C_{22}H_{14}) thin films for organic electronic applications have been widely exploited for research purposes, because of their good field-effect mobility enhanced by past advances in vacuum-based deposition techniques[1]. For these reasons such organic semiconductor is considered a benchmark material in OTFT studies and surface’s optimization. Therefore, our analysis will take advantage of the literature knowledge about this material to investigate gate-dielectric static dissipations.

The gate leakage current is one of the most important non-idealities in field-effect transistors operation, in particular for applications in digital logic circuits and in pixel-drivers of active matrix organic displays backplanes. The presence of such leakage is evident in $I_D/V_{DS}$ output characteristics, which fail zero-crossing at $V_{DS} = 0$ V in the linear region. Thus, the operation in this regime becomes difficult and performances decrease, also in terms of on-off currents ratio [3]. In some works, a thermal annealing has been proved
to reduce gate currents by de-doping the insulating films from undesired contaminants such as oxygen and moisture contents \[3][5][6]. The aim of this study is to obtain an electrical model describing the effects of the analyzed non-idealities.

### 3.2 Samples preparation

For the gate contact, we have used commercial glass substrates coated with Indium Tin Oxide (ITO) film (thickness 130 nm) purchased from Delta Technologies, Ltd and processed after standard cleaning procedures. Three kinds of polymeric materials have been used to obtain the gate dielectric layers: Polyimide PI2556 from HD Microsystems (PI), Polystyrene (PS) Poly(1-phenylethane-1,2-diyl)) and AZ5214E photoresist (PR) from Clariant. Gate dielectrics were solution-processed by spin-coating technique, to obtain 1 µm-thick films for each material. PI was cured as specified by the Manufacturer [4] and PR was processed and hard-baked for 30’ at 115°C without UV-light exposure to obtain a stable film. Pentacene was purchased by Sigma-Aldrich and processed under class-100 clean room environment and deposited without further purification.

Pentacene thermal evaporation was carried out at a base pressure of $2 \cdot 10^{-7} \text{ mbar}$ from an alumina-coated crucible. Pentacene layers were deposited on the three samples in the same evaporation run, obtaining 65 nm-thick films at the average growth rate of 0.7 Å/s. The deposition process was performed at room temperature, to obtain polycrystalline thin film phase according to [9]. Source and drain gold contacts were deposited, after vacuum breaking, by thermal evaporation through a shadow mask, at a base pressure of $10^{-6} \text{ mbar}$. The 50 nm-thick electrodes, on the top of pentacene film, were deposited at the rate of 0.5 Å/s to fabricate a bottom-gate top-contacts OTFT structure (figure 1). Devices geometries were: channel length $L = 500 \mu\text{m}$, channel width $W = 1200 \mu\text{m}$, Drain (and Source) length $L_D = L_S = 1000 \mu\text{m}$.

The Pentacene films were characterized by means of UV-vis and near-infrared (NIR) optical absorbance, using films deposited on quartz with a Perkin-Elmer Lambda 900 spectro-photometer in the wavelength range of $200 \div 800 \text{ nm}$. The crystalline film structure was
Gate-leakages determined by XRD measurements in Bragg-Brentano 0-20 configuration with an MPD-XPERT (Philips) diffractometer, using a Cu Kα radiation source. Device’s static electrical characterizations were performed by HP 4140B pA meter/DC source, in dark conditions at room temperature in ambient atmosphere.

![Figure 1: analyzed OTFT structure.](image)

Post-fabrication annealing was performed under clean room environment for 5' in oven at 115°C (for PI and PR samples) and at a lower temperature (90°C) for PS samples, to avoid polymers glass transition.

### 3.3 Results and discussion

#### 3.3.1 UV-vis and XRD characterizations

The absorbance spectrum shown in figure 2 is in agreement with [6] for thermally-evaporated polycrystalline pentacene films. The peaks at 630 nm and 669 nm, due to Davydov-split, points out the presence of the high mobility phase [8][12]. XRD characterizations in Figure 3 show that the highly ordered single thin-film phase has been grown on each kind of insulator, as suggested by Dimitrakopoulos [9].
figure 2: Optical absorbance spectrum of a 65 nm thick pentacene film deposited on a quartz substrate.

figure 3: XRD spectra of the pentacene film grown on the three insulators compared (inset) with [9].

An estimation of the average crystal domain of the three films was evaluated by applying the Scherrer formula:

\[ <L> = \frac{0.9 \cdot \lambda}{\cos(\theta_0) \Delta(2\theta)} \]

to the (002) Bragg reflection of the films. In the formula, \( \lambda = 1.54 \text{ Å} \) is the wavelength used for the measurements, \( \theta_0 \) is the Bragg angle, and \( \Delta(2\theta) \) is the FWHM.
The results are:

\[
\begin{align*}
\langle L \rangle &= 35.4 \text{ nm} \quad \text{Polyimide} \\
\langle L \rangle &= 35.1 \text{ nm} \quad \text{Polystyrene} \\
\langle L \rangle &= 37.8 \text{ nm} \quad \text{Resist}
\end{align*}
\]

These data do not show relevant differences in the films structure.

### 3.3.2 Electrical characterization and device modeling

Figure 6 shows that the output characteristics for the PI sample, before the annealing process, fail zero-crossing at \( V_{DS} = 0 \text{ V} \). This effect can be attributed to a leaky gate insulator [10]. Moreover, since the sample revealed a symmetric Drain-Source behaviour, we can suppose the leakage current to be \( I_S = I_D = I_G/2 \) at \( V_{DS} = 0 \text{ V} \), as stated in [10].

Plotting \( I_S(V_{DS} = 0 \text{ V}) \) vs. \( V_{GS} \) (see figure 4), a quadratic trend can be noticed. This result is common in many dielectric materials with trap-free Space-Charge Limited Current behaviour (SCLC). Thus the parasitic currents between the Drain contact and the Gate can be modeled by \( I_G \sim V_{GD}^2 \) obtaining:

\[
I_S = -K \left[ 2(V_{GS} - V_T)V_{DS} - V_{DS}^2 \right] - \alpha V_{DG}^2
\]

where \( \alpha \) can be named non-ideality factor.
If we look at figure 5, the elevated currents reported in figure 4 are not surprising. In fact the planar geometry of the device and the small thickness of films employed to obtain gate insulation, make the structure in figure 1 a topology which it can be easily argued to be affected from such leakages. In our approach, the character of gate current can be extracted from usual output and trans-characteristics by considering the zero-polarization plot of $I_S$ (see a schematization of the leakage paths in figure 5).
Gate-leakages

It has to be considered that the increase of gate current is provoked by a complete overlap between contacts and gate and a relatively small gate-source and gate-drain separation (in the figure 5 it has to be 1.000µm (insulator) + 65nm (pentacene) = 1.065 µm).

The fitting results (figure 6 and eq. 1 with the common meaning of symbols) reveal that the gate leakage current is related to the gate-drain voltage, if drain was biased ($V_{DS} \neq 0$). After the annealing process, the output characteristics change (see figure 7), restoring the zero-crossing at $V_{DS} = 0$ V. Consequently, we can state that gate leakage-current reduces and the device approaches a quasi-ideal FET operation (i.e.: $\alpha = 0$).
For PS and PR samples, the same characterization steps before and after annealing have been carried-out. For PS, the fitting results have shown in both conditions (see figure 8 and figure 9) the presence of a contact barrier voltage ($V_C$), as also reported in [11]. In this case, the undesired current affects the characteristics at low $V_{DS}$ and the fittings show a dependence from the only $V_{GS}$ bias, which can be modeled by $I_G \sim V_{GS}^4$ (as in eq. 2) due to Trap-Charge-Limited Space-Charge-Limited-Current (TCL SCLC). In this case, we detected the presence of a Source-Drain contact barrier, modeled in eq. 2 through the $V_C$ voltage shift of the $V_{DS}$ as suggested by Horowitz [11].

$$I_S = -K \left[2(V_{GS} - V_T)(V_{DS} - V_C) - (V_{DS} - V_C)^2\right] - \alpha V_{SG}^4$$

Here, the baking treatment decreases the non-ideality factor $\alpha$ but keeps the same power law exponent, as appears from fittings shown in figure 9 with the eq. 2 model.
The sample fabricated with PR, before annealing, also has shown a gate leakage current (see output characteristics in figure 10), modeled by a quadratic SCLC transport, as in eq. 3

\[
eq 3 \quad I_S = -K \left[ 2 (V_{GS} - V_T) V_{DS} - V_{DS}^2 \right] - \alpha V_{SG}^2
\]

but, differently from the not-annealed PI sample, the leakage current is related to the Source-Gate voltage.

After the annealing (figure 11), the output characteristics are null at \( V_{DS} = 0 \) V and the device fits an ideal FET model (i.e.: \( \alpha = 0 \)). The threshold voltage \( V_T \) becomes more positive, enhancing the depletion-FET behaviour.
To summarize our experimental results, we propose a generic electrical model for the OTFTs, shown in figure 12: electric model of fabricated devices. In this figure the effects of all the non-idealities that have been found, and also known results 105[11][12], are taken into account.
The diodes $D_{SG}$ and $D_{DG}$ model the dependence of the gate leakage current components from $V_{SG}$ and $V_{DG}$ respectively, while the $V_C$ voltage shift, due to the contact barrier, is described through a series voltage source.

Then, the generic electrical model can be written as:

$$I_s = -K\left[2(V_{GS} - V_T)(V_{DS} - V_c) - (V_{DS} - V_c)^2\right] - \alpha_s V_{SG} - \alpha_d (V_{DG} - V_c)$$

As explained above, the empirical coefficient $m$ is related to the kind of SCLC transport in the gate insulator.

Using the ideal FET model in the saturation operation (eq. 5)

$$\mu_{SAT} = \frac{2L}{W C_{int}} \left( \frac{\partial \sqrt{I_{Dsat}}}{\partial V_{GS}} \right)^2_{V_{GS} = V_T}$$
The evaluated mobility values extracted from √(-I_S)/V_{SG} plots (see figure 13) are smaller than the estimated ones in triode operation fitted with the unified model (eq. 4 and figure 12).

Fit parameters shown in table 1 (related to the triode operation) suggest that for the PI sample the device benefits of a better gate insulation if annealed. Furthermore, we observed in each case a slight decrease of mobility and K and a small V_T increase. About the PS sample, the same trends for µ_{TRI}, µ_{SAT} and K are confirmed, while the threshold voltage (V_T) and the contact barrier V_C seem not affected by the thermal process. For PR sample, it can be observed a huge increase in threshold voltage (positive values) approaching a deep-depletion-like operation for the OFET. Mobility and K also increase their values. From extracted mobility values, it does not appear a direct relationship between the average crystallite size <L> and OTFT performances, in accordance to results reported in [15].

If we suppose for the not-annealed PI and PR samples the SCLC transport in gate leakage current, according to [14], we can estimate the insulator mobility from the non-ideality factor α

\[
\mu_{\text{ins}} = \frac{8 \alpha \cdot \epsilon_{\text{ins}}}{9 W L \epsilon_{r} \epsilon_{o}}
\]

giving \(\mu_{\text{ins}}(\text{PI}) = 1.4 \cdot 10^{-7} \text{ cm}^2/(\text{Vs})\) and \(\mu_{\text{ins}}(\text{PR}) = 4.1 \cdot 10^{-8} \text{ cm}^2/(\text{Vs})\).

<table>
<thead>
<tr>
<th></th>
<th>(\epsilon_r) (adim.)</th>
<th>K (A/V^2)</th>
<th>(\mu_{\text{TRI}}) (cm²/Vs)</th>
<th>(\mu_{\text{SAT}}) (cm²/Vs)</th>
<th>V_T (V)</th>
<th>V_C (V)</th>
<th>(a_s) (A/V^m)</th>
<th>(a_D) (A/V^m)</th>
<th>m (adim.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PI</td>
<td>3.4 [15]</td>
<td>2.6E-9</td>
<td>0.73</td>
<td>0.71</td>
<td>7.6</td>
<td>0</td>
<td>0</td>
<td>5.7E-10</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.5E-9</td>
<td>0.69</td>
<td>0.57</td>
<td>10</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>n.a.</td>
</tr>
<tr>
<td>PS</td>
<td>2.5 [16]</td>
<td>1.7E-10</td>
<td>0.06</td>
<td>0.064</td>
<td>-55</td>
<td>4.5</td>
<td>5E-16</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.3E-10</td>
<td>0.049</td>
<td>0.007</td>
<td>-55</td>
<td>4.5</td>
<td>1E-16</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>PR</td>
<td>4.9 [17]</td>
<td>8.7E-10</td>
<td>0.167</td>
<td>0.144</td>
<td>7.7</td>
<td>0</td>
<td>2.4E-10</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.7E-9</td>
<td>0.519</td>
<td>n.a.</td>
<td>120</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>n.a.</td>
</tr>
</tbody>
</table>

Table 1: OTFT model parameters synthesis
### 3.4 Advanced circuital gate leakage models application in performance analysis of OTFTs

By advancing the analysis of circuital equivalent model seen in previous chapters, taking into account that contact potential $V_C$ should not appear at the device’s terminals, in further works [19], we added an ideal diode on drain electrode to prevent this (see figure 14).

In other words, the total effect of the source and drain contact barriers is described from the $V_C$ source voltage, the diode $D_C$ underlines the asymmetrical behavior of the characteristics while the gate leakage current is related to the $D_{SG}$ and $D_{DG}$ diodes.

Adopting this circuital model, source current equations can be rewritten in terms of external applied voltages (eq. 7, eq. 8 and eq. 9).

For Polyimide OTFT:

\[
I_S = -K \left( 2(V_{GS} - V_T) - V_{DS} - V_{DS}^2 \right) - \alpha (V_{DS} - V_{GS})^2
\]

For Polystyrene OTFT:

\[
I_S = -K \left( 2(V_{GS} - V_T)(V_{DS} - V_C) - (V_{DS} + V_C)^2 \right) - \alpha V_{GS}^4
\]

For AZ5214E OTFT:

\[
I_S = -K \left( 2(V_{GS} - V_T)V_{DS} - V_{DS}^2 \right) - \alpha V_{GS}^2
\]
Then, the general electrical model can be more properly expressed as follows:

\[
I_S = \kappa \left( 2(v_{GS} - V_T)(V_{DS} - V_C) - (V_{DS} - V_C)^2 \right) \\
- \alpha_S V_{GS}^m - \alpha_D (V_{DS} - V_{GS} - V_C)^m
\]

3.5 Gate-leakage models in the evaluation of morphology-performance relationship

As it will be better explained in chapter 3, a correct estimation of channel current, which is different from drain or source current because of gate-leakages, can help from misleading interpretations of mobility, threshold voltages and more in general of OTFTs performances.

On the basis of SEM (Scanning Electron Microscope) imaging performed on the three (PS, PI, PR) samples, it has been possible to estimate pentacene grain dimensions and relate it to hole mobility in the channel (see figure 15, figure 16, figure 17).

![Figure 15: SEM image relative to the PI sample.](image-url)
Such extracted dependence can be summarized as in figure 18 obeying the dependence noticed from Horowitz on a different class of OTFTs[20].
3.6 Conclusions

In this chapter, we have analyzed non-idealities of pentacene OTFTs. In our samples, we studied the effect of gate leakages and contact barriers; therefore we have proposed a unified electrical model to describe these parasitic effects.

Furthermore, the origin of the gate current leakages can be attributed to the simple topology of fabricated OFETs, having unpatterned gates and channels. The model describes dielectric leakages by means of two Source-Gate and Drain-Gate SCLC-diodes.

A voltage source in series with the Drain terminal of the ideal FET describes the contact barrier.

The proposed model well fits the different behaviours of transistors fabricated with three different polymeric gate insulators and the effects of simple thermal annealing process. After this, we have observed a clear reduction of the gate-leakage current and estimated a slight mobility decrease. All the devices have shown gate leakage currents. This effect has been electrically modeled with two SCLC diodes and in Polystyrene sample the $V_{DS}$ shift has been
modeled with a constant voltage source. The proposed model has allowed to estimate the channel mobility and the voltage threshold. The mobility values of the devices estimated with the model agrees with the SEM analysis. Further investigations will show (chapter 3) that in the case of different topologies and dielectrics, the variation of charge mobility with gate field will make sometimes not-consistent the fits made with a model having a power-law dependence of current from voltages as in the examined case.

3.7 Layout design impact of the gate-leakage analysis

Gate leakages are often a hidden problem in many literature reports. They become relevant when working on very thin insulating films or leaky dielectrics like polymers or solution-processed materials and are responsible of static dissipation in OFET-based circuitry. From observations of this chapter’s data analysis we can state that the PI offers the best performances once annealed: in terms of mobility: $0.72 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ with a negligible gate leakage $I_G$.

The drawback of Polyimide utilization are the high operating voltages (0,-100V), the it should be necessary to fabricate thinner dielectrics to increase the insulator’s capacity $C_{\text{ins}}$.

Unfortunately, we were not able to process PI layers under the 1µm thickness without obtaining gate short-circuits. But a way to reduce active area under contacts had to be found to optimize devices not only in terms of mobility but thresholds, gate leakages, operating voltages and so on.

Being the overlap between S/D contacts in large part responsible of such non-ideality effects, to improve performances we had to move to a process/layout with patterned gates/islands. In this line of work we can take into account three chances:

- **OSC subtraction.**
  This is usual in inorganic devices where organics are used just to make patterning and removed with solvents. Thus, inorganic technology is for its nature orthogonal to patterning technology. This method is not actable without any precaution
to organic materials which are unstable if in contact with solvents and water.

- **OSC passivation** in unused zones.

  If such passivation (mobility/conductance reduction in specific areas) could be obtained selectively by optical, hopefully lithographic, methods, it would be good to obtain the precise geometries required from performing OFETs operation. From this point of view, is known that UV irradiation can be active on organic materials provoking molecule’s oxidation/degradation[21].

  We have followed this path to clarify if by using common photolithography equipment we could obtain pentacene passivation outside the channel region by irradiating a PI OTFT with the UV light coming from a Suss MA6 mask aligner equipped with quartz masks (see figure 19).

![Figure 19: The pentacene mobility changes of one order of magnitude by increasing the UV dose over 25/30 mJ/cm²](image)

As it can be seen in figure 19 and by model in , just one order of magnitude of response reduction can be obtained by i-line g-line UV optical patterning.
Shadow-masks are the only way to realize easily layer’s patterning for evaporated materials, thus an appropriate set of masks has been designed, realized and adopted to accomplish to this (the change in topology is summarized in figure 20).

The adoption of PMMA (Poly(methyl methacrylate)) has been done to scale the insulator’s thickness. In further analyses the new topology will be adopted for fabricated OTFTs.

A brief summary of performances obtained is reported in table 2.

<table>
<thead>
<tr>
<th></th>
<th>Old layout and PI</th>
<th>New layout and PMMA (115nm)</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{ins}$ ($\mu$m)</td>
<td>1</td>
<td>0.115</td>
<td></td>
</tr>
<tr>
<td>$\varepsilon_r$</td>
<td>3.4</td>
<td>3.66</td>
<td></td>
</tr>
<tr>
<td>$C_{ox}$ (F/cm$^2$)</td>
<td>0.301</td>
<td>2.843</td>
<td>Operating voltage reduction</td>
</tr>
<tr>
<td>W/L</td>
<td>1200/500=2.4</td>
<td>350/70=5</td>
<td>$I_D$ increase</td>
</tr>
<tr>
<td>G/S Overlap Surface ($\mu$m$^2$)</td>
<td>600k</td>
<td>511k</td>
<td>reduction of $I_S$</td>
</tr>
<tr>
<td>$V_T$ (V)</td>
<td>+10</td>
<td>-7.1</td>
<td>accumulation operation and operating voltage reduction</td>
</tr>
<tr>
<td>$\mu$ (cm$^2$V$^{-1}$s$^{-1}$)</td>
<td>0.69</td>
<td>0.09</td>
<td>$I_D$ decrease</td>
</tr>
</tbody>
</table>

In this reference case, by reducing the insulator thickness by factor 10, we have been able to decrease operating voltages from -100V to about -16V but surface properties of PMMA are not optimized for pentacene growth then we have to work on dielectric modification to
enhance mobility again. Furthermore, some effort will be done in reducing threshold voltages. Please see chapter 4.
References


Chapter 4

Morphology-mobility relationship in dielectrics with optimized surface-energy and its exceptions studied by means of density of states

Gate-dielectric properties and dielectric-semiconductor interface physics are known to govern growth of pentacene channel films with a tremendous impact on the morphology of their polycrystalline phase [1][2][3][9]; in this context, surface wettability can be considered as a measure of interface energy properties reflecting on the growth of the first molecular layers of channel semiconductor on the top of the gate dielectric layer.

In the scope of the present work there’s the development and optimization of gate-dielectrics to enhance channel properties and then device performances.

As a result of the research work, it has been developed a device based on an organic-inorganic hybrid insulator deposited from solution phase by sol-gel processing. It has been studied by using an OTFT as a characterization experiment in comparison with known results. We found such dielectric layer (named after its acronym PFTEOS:TEOS) exhibiting anomalous trends in a well-assessed morphology-mobility relationship.

The nature of this class of OTFTs has been studied by thermal activation of charge mobility characterizations which showed the innovative dielectric having a behavior in contrast with common polymeric gate insulator-based transistors. Such singularity has been related to density of states in the valence band and to microscopic disorder which cannot be evaluated by common morphological characterizations (Scanning Electron Microscope etc.).
3.1 Introduction

It’s known that morphology and charge transport in polycrystalline pentacene is strongly related to gate-dielectric properties and, more in detail, to dielectric-semiconductor interface nature [1]. Thus, in OTFT’s performance optimization, it’s fundamental to qualify and quantify the OSC/insulator interface features and control them in device’s processing phase.

Literature studies report that in a pentacene medium the charge mobility is limited by grain-boundaries (see [3][4][5] and their references) as in models derived from amorphous and polycrystalline silicon. There are, indeed, Research Teams which have obtained high performance pentacene-based OTFTs having very small grains (<1µm) by surface treatment of a SiO₂ gate dielectric by octadecyltrichlorosilane (OTS) SAM deposition. Thus the effect of semiconductor grains dimension on OTFT mobility is still controversial and not fully understood but some well-defined trends have been identified. The correlation between processing parameters and device’s performances has been proven showing that hydrophobic dielectric surfaces have the ability to enhance device’s saturation current and field-effect mobility (µFE) [8] by acting on the molecular order in the growth of first layers of semiconductor.

In a fundamental reference work [9] surface energy-controllable dielectrics have been obtained and studied proving that low-wettability interfaces can induce a “Stransky-Krastanov growth” of pentacene films with grains of great dimension (>1µm) and evident dendritic off-film formations.

In the referred work and also in further papers [10], a low surface energy has been suggested to be the most favorable condition to promote high charge transfer rates between adjacent zones by increasing the degree of interconnection and avoiding the formation of incomplete molecular layers. For these reasons, in the present work it have been prepared novel hydrophobic dielectric layers for OTFTs and interfaces to increase the quality of morphology of pentacene channels and enhance charge transport in such devices.

Keeping in mind these considerations, after taking into account standard gate dielectrics, we acted on the nature and interface of
insulators to increase the hydrophobicity level and obtain a large-grain growth of pentacene.

Known techniques to account this are the utilization of highly hydrophobic compounds in gate dielectric layer fabrication, the surface treatment of usual insulating materials by chemical \[14]\[15\] and/or physical \[16\] processing or by the deposition of buffer layers \[11]\[12]\[13\], self-assembled monolayers (SAM)\[17\] or self-assembled multilayers (SAMT)\[18\].

In the preparation of the new dielectric materials, we introduced an organic-inorganic hybrid material based on a Tetraethyl Orthosilicate / 1H,1H,2H,2H-Perfluorodecyl triethoxysilane commonly named “PFTEOS:TEOS” solution. The abovementioned layer is characterized by perfluoroalkyl units which are responsible of the desired hydrophobic properties. It has been deposited by a spin-coating-based sol-gel technique on the metallic gate layer.

From the point of view of the physical treatments we studied the effect of CF\(_4\) plasma treatments on common PMMA gate dielectrics as it has been already done on PVP/CeO\(_2\) combined dielectrics \[16\].

Furthermore, by following the same optimization path, a thin film (<10nm) of Poly(methyl methacrylate), PMMA, has been employed to bufferize the PFTEOS:TEOS surface similarly to the treatment which has been already demonstrated to be effective on SiO\(_2\) interfaces \[11\] with OSC in top contacts OTFTs \[12]\[13\] by Mariucci et Al.

The relationship between maximum field-effect mobility and average pentacene grain dimension in the channel\[3\] has been extracted and analyzed for fabricated OTFTs demonstrating that PFTEOS:TEOS samples have a behavior which does not obey the general trend for performances which we also have found for a wide class of polymeric insulators.

In contrast to single crystal semiconductors, in our devices, channels are disordered or partially ordered systems then the charge transport is dominated by localized states which result in temperature and gate voltage dependencies of $\mu_{FE}$.

It has also been reported \[19\] that for the referred kind of disordered systems there’s a dependence of the activation energy of mobility from the gate voltage bias, a thermal activation analysis has been performed showing in Arrhenius plots of $\mu_{FE}$ extracted from static characteristics the existence of a compensation rule which we modeled according to Meyer-Neldel\[20\] relationship (MNR).
Then, we utilized the model parameters extracted from DC characteristics to investigate the singularities correlated to PFTEOS:TEOS samples and founding the Meyer-Neldel Energy (MNE) to be one of the key factors which can explain mobility trend differences in terms of in-band DOS and microscopic disorder.
3.2 General device structure and processing

OTFTs analyzed in this chapter share the same bottom-gate/top-contact topology. They have been processed under a class-100 clean room environment on boron-silicate glass. Contact structures and semiconducting islands have been defined by means of shadow-masks utilized during evaporated films deposition process. Different kinds of insulators have been all solution process-deposited utilizing a spin-coater. For the sake of simplicity we report a cross-section and a top view schematics layout of a device (see figure 1).

![Figure 1: Cross-section (A) and top-view (B) schematics of an analyzed OTFT device (image B reflects real layout)](image)

In the aim to investigate the behaviour of mobility and overall performances in the semiconductor when the gate dielectric is varied, materials and processes employed to process the substrates, contacts the organic semiconductor channel and their thicknesses have been kept unvaried. The only variations introduced in the fabrication...
process are exclusively due to the nature, the thickness and the interface of the gate dielectric. Thus, being the insulator features the controlled variable; we decided to briefly identify samples by means of an acronym which reminds to the particular dielectric involved in the fabrication.

In figure 1, we report materials, thicknesses and identifying acronyms of OTFT varieties in order to make more immediate the measurement interpretation.

More in detail, three thicknesses of PMMA dielectric have been deposited by spinning to make explicit the dependence of mobility from gate electric field and the relationship between insulator thicknesses and pentacene morphology.

<table>
<thead>
<tr>
<th>Structure / Role</th>
<th>Material</th>
<th>Thickness</th>
<th>Sample id.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Substrate</td>
<td>Boron-silicate glass</td>
<td>1mm</td>
<td></td>
</tr>
<tr>
<td>Gate adhesion layer</td>
<td>Chromium</td>
<td>10nm</td>
<td></td>
</tr>
<tr>
<td>Gate electrode</td>
<td>Gold</td>
<td>50nm</td>
<td></td>
</tr>
<tr>
<td>Gate insulator</td>
<td>PMMA</td>
<td>114nm, 225nm, 420nm</td>
<td>PMMA114, PMMA225, PMMA420</td>
</tr>
<tr>
<td></td>
<td>CF$_2$-treated PMMA</td>
<td>225nm</td>
<td>PMMA/CF$_4$</td>
</tr>
<tr>
<td></td>
<td>PFTEOS:TEOS</td>
<td>270nm</td>
<td>PFTEOS:TEOS</td>
</tr>
<tr>
<td></td>
<td>PFTEOS:TEOS having a 10nm-thick PMMA layer</td>
<td>273nm</td>
<td>PFTEOS:TEOS/PMM A</td>
</tr>
<tr>
<td>Channel semiconductor</td>
<td>Pentacene (C$<em>{22}$H$</em>{14}$)</td>
<td>65nm (avg. thickness)</td>
<td></td>
</tr>
<tr>
<td>S/D electrodes</td>
<td>Gold</td>
<td>50nm</td>
<td></td>
</tr>
</tbody>
</table>

table 1: Fabricated samples materials, thicknesses and acronym ids.

Gate contacts have been deposited in standard conditions with fixed planetary substrate holder in an evaporation chamber at the base pressure of 2·10$^{-7}$mbar from 99.99% purity metals by means of thermal evaporation. Chromium has been evaporated with 0.1Å/s rate and gold with an average rate of 0.5 Å/s.
Pentacene islands are formed by vacuum evaporation of \( \text{C}_{22}\text{H}_{14} \) from a Kurt J. Lesker \( \text{Al}_2\text{O}_3 \) source provided with an additional hot-lip at the base pressure of \( 1.2 \cdot 10^{-7} \text{mbar} \) with an average rate of 0.6Å/s.

The pentacene material employed as evaporation source has been purchased from Sigma Aldrich and processed without any other purification. Gate masks, island masks and S/D contact masks are changed by breaking the vacuum and opening the evaporator chamber.

### 3.2.1 PMMA gate-insulators processing

PMMA is spin-coated from 4% and 8% (in weight) solutions in toluene solvent. Thus, three different thicknesses of polymeric dielectric have been obtained by varying the spin coating recipe and polymer concentration as reported in table 2.

<table>
<thead>
<tr>
<th>Sample id.</th>
<th>PMMA thickness</th>
<th>PMMA concentration (w/w)</th>
<th>speed (rpm)</th>
<th>Time (s)</th>
<th>Acceleration (rpsqm)</th>
<th>Ra (nm)</th>
<th>Rq (nm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMMA115</td>
<td>114nm</td>
<td>4%</td>
<td>3500</td>
<td>40</td>
<td>1500</td>
<td>1.2</td>
<td>1.9</td>
</tr>
<tr>
<td>PMMA225</td>
<td>225nm</td>
<td>4%</td>
<td>1500</td>
<td>40</td>
<td>1000</td>
<td>1.3</td>
<td>1.6</td>
</tr>
<tr>
<td>PMMA420</td>
<td>420nm</td>
<td>8%</td>
<td>3000</td>
<td>40</td>
<td>1500</td>
<td>1.2</td>
<td>1.4</td>
</tr>
</tbody>
</table>

Soon after deposition, toluene is drift off the film by thermal annealing on an hot-plate at 100°C for 2hr.

### 3.2.2 PFTEOS:TEOS gate-insulators processing

The materials used to prepare hydrophobic dielectric films are here below enumerated:

- Aqueous solution (0.24M) of hydrochloric (HCl) acid
- Poly-(methylnethacrylate) (PMMA) \( (M_w = 120,000\text{Da}) \) purchased from Sigma-Aldrich
- Tetraethyl Orthosilicate (TEOS), purchased from Sigma-Aldrich \( M_w = 208.33\text{Da} \)
114 Exceptions in morphology-mobility relationship

- 1H,1H,2H,2H-Perfluorodecyl triethoxysilane (PFTEOS) (Mw = 610.38Da), purchased from Sigma-Aldrich
- Ethanol
- Toluene
- Fluoro-propanol

In table 3 is shown the molecular formulas of PMMA materials, TEOS and PFTEOS.

<table>
<thead>
<tr>
<th>Material</th>
<th>Molecular formula</th>
</tr>
</thead>
<tbody>
<tr>
<td>Poly-(methylmethacrylate) (PMMA)</td>
<td>![Poly-(methylmethacrylate)]</td>
</tr>
<tr>
<td>Tetraethyl Orthosilicate (TEOS)</td>
<td>![Tetraethyl Orthosilicate]</td>
</tr>
<tr>
<td>1H,1H,2H,2H-Perfluorodecyl triethoxysilane (PFTEOS)</td>
<td>![1H,1H,2H,2H-Perfluorodecyl triethoxysilane]</td>
</tr>
</tbody>
</table>

Table 3: Molecular formulas of compounds utilized as gate dielectrics

Before spin-coating deposition of dielectric films on TFT devices with the structure shown in figure 1, the same films were prepared on glass substrates to be characterized by means of measures of roughness, contact angle measurements and SEM imaging of morphology.
For the preparation of PFTEOS:TEOS, 1.333g of TEOS and 0.073g of PFTEOS were diluted in 5ml of ethanol by stirring on hot-plate for 5 minutes.

A 0.25 ml HCl (0.24M) aqueous solution is diluted in 5 ml of ethanol and added drop-by-drop to the PFTEOS:TEOS solution. After the preparation, the solution is stirred for 16hr to prevent the formation of clusters. Before spin-coating, the solution is diluted with an equal volume of 3-fluoropropanol to enhance the adhesion of the solution on glass. After this preparation phase, the solution is filtered and deposited by spinning on the substrates at 1000rpm for 30s with an acceleration of 800 rpsqm. Soon after spinning, the film has been cured on an hot plate under laminar flow in a class-100 environment for 30 minutes to evaporate the solvent and then gradually heated in an oven from 110°C to 150°C and kept at 150°C for 16hr before pentacene deposition. For the preparation of the PMMA films on PFTEOS:TEOS, a 4% solution of PMMA in toluene has been prepared. A 10nm-thick layer of PMMA has been deposited by spin-coating of that solution at 6000rpm for 1 min with an acceleration of 5000rpsqm on the top of the PFTEOS:TEOS cured film. Toluene is removed by keeping the sample on an hot plate at 100°C for 2 hr to promote solvent evaporation.

In table 4, films thicknesses and obtained roughness are reported.

<table>
<thead>
<tr>
<th>Film</th>
<th>Thickness (nm)</th>
<th>Roughness (nm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Glass substrate</td>
<td></td>
<td>Ra=2.1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Rq=2.8</td>
</tr>
<tr>
<td>PFTEOS/TEOS</td>
<td>273</td>
<td>Ra=2.7</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Rq=3.4</td>
</tr>
<tr>
<td>(PFTEOS/TEOS)/PMMA</td>
<td>273/10</td>
<td>Ra=2.9</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Rq=3.8</td>
</tr>
</tbody>
</table>

Table 4: morphological characterization of PFTEOS:TEOS films.

Surface roughness is a key factor in OTFT performances. A rough dielectric-to-channel interface causes charge trapping and scattering because of interface traps thus a higher gate voltage is
necessary to modulate the channel current[21]. As we can state by observing table 4, film roughness increases of few Angstroms when film is deposited on the glass substrate. For the sake of our investigation similar values of mean roughness have been obtained, therefore a comparison can be considered consistent from this point of view.

3.2.3 Sol-gel PFTEOS:TEOS processing

When PFTEOS and TEOS are put in solution, the silicic derivatives hydrolyze giving Si-OH groups which are able to undergo condensation. Such condensation process happens when the material is in its thin-film phase (after spin-coating) by means of thermal curing at 150°C. During this process the material forms networks of chemical bindings between functionalized Si-O-Si and perfluoroalkyl groups which tend to migrate to the film surface giving rise to enhanced hydrophobic interface properties[22] (see figure 2).

![Figure 2: Schematization of perfluoroalkyl groups localization on PFTEOS:TEOS film surface](image)

The described sol-gel process is summarized in figure 3.
Chapter 4

Figure 3: PFTEOS:TEOS sol-gel process schematization

\[
\begin{align*}
\text{Si-OR} + \text{H}_2\text{O} \xrightarrow{\text{H}^+} \text{Si-OH} + \text{ROH} & \quad \text{hydrolysis} \\
\text{Si-OR} + \text{Si-OH} \xrightarrow{\Delta} \text{Si-O-Si} + \text{ROH} & \quad \text{condensation} \\
\text{Si-OH} + \text{Si-OH} \xrightarrow{\Delta} \text{Si-O-Si} + \text{H}_2\text{O} & \quad \text{condensation}
\end{align*}
\]
3.3 Materials and interface characterization

3.3.1 Contact angle measurements on PFTEOS:TEOS-based thin films

To measure surface wettability of prepared films contact angle measurements have been performed by dispensing deionized (DI) water on deposited test substrates either on glass surfaces than Cr/Au gate structures to establish the effect of the thin film processing on each portion of the gate-level substrate.

![Contact Angle Measurements](image)

(a): $\alpha$(Glass) = 48°  
(b): $\alpha$(Cr/Au) = 87.2°

Figure 4: Initial condition: contact angle measurement process of DI water on (a): glass substrate, (b): Cr/Au gate

After PFTEOS:TEOS deposition and curing, contact angle is verified repeating measurements that show differences between films coated on the glass portion of the substrate surface and the metallic area (see figure 5).
Chapter 4

The knowledge of surface morphology of the charge transport medium is fundamental because it is one of the ways to predict device’s performances without making a complete device. The use of

As a reference, the contact angle of DI water on a simple PMMA (thickness 200nm) surface deposited on glass is reported to validate the 10nm buffer layer processing (see figure 6). Taking into account this information about a plain PMMA surface, we measured wettability on PMMA buffer layers (10nm) on PFTEOS:TEOS showing a contact angle of 70° which is really near the one we obtained for the initial case of PMMA (figure 6) proving the effectiveness of the buffer layer deposition.

3.3.2 Scanning Electron Microscopy (SEM) imaging of channel morphology

The knowledge of surface morphology of the charge transport medium is fundamental because it is one of the ways to predict device’s performances without making a complete device. The use of
Exceptions in morphology-mobility relationship

A scanning electron microscope (SEM) allows for rapid surveying of in-plane geometric features of grown semiconductor films on different dielectrics once the sample is conveniently prepared.

To make imaging possible, a 10nm-thick gold layer has been sputtered on the top of pentacene films. Imaging has been performed by using a Leo 1530 Scanning electron microscope revealing fundamental difference between PFTEOS:TEOS and PFTEOS:TEOS/PMMA samples (see figure 7).

(a): pentacene grown on PFTEOS:TEOS surface
(b): pentacene grown on PFTEOS:TEOS/PMMA surface

Figure 7: SEM imaging of pentacene channels grown on top of (a): PFTEOS:TEOS surface, (b): PFTEOS:TEOS/PMMA surface. Images are taken at the same 40.13X magnification.

Surprisingly, differently from what we expected for polymeric dielectrics, an higher contact angle does not result in a greater pentacene average grain size. The explanation of this effect is still unclear and in contrast with other literature results. In table 5 a summary of grain dimensions we found for different OTFT insulator surfaces has been reported.

<table>
<thead>
<tr>
<th>Sample</th>
<th>Grain width (µm)</th>
<th>Std. Deviation (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMMA115</td>
<td>0.346</td>
<td>0.087</td>
</tr>
<tr>
<td>PMMA225</td>
<td>0.344</td>
<td>0.094</td>
</tr>
<tr>
<td>PMMA420</td>
<td>0.258</td>
<td>0.072</td>
</tr>
<tr>
<td>PFTEOS:TEOS</td>
<td>0.191</td>
<td>0.048</td>
</tr>
<tr>
<td>PFTEOS:TEOS/PMMA</td>
<td>1.26</td>
<td>0.478</td>
</tr>
</tbody>
</table>

Table 5: Statistics on pentacene grain dimensions evaucated by SEM surface imaging.
3.4 Device’s characterization

3.4.1 Experimental

Electrical characterizations and have been performed by means of a Cascade SUMMIT 11000M probe station equipped with a N\textsubscript{2} atmosphere chamber (micro-chamber) and a thermal chuck connected to an ESPEC ETC 200L EMO thermo-chuck controller. The probe station is set-up with three DC probes kept in nitrogen flow.

To measure static output and trans-characteristics we adopted a Keithley SCS4200 semiconductor parameter analyzer having two pre-amplified SMU and one ground unit. The apparatus is able to measure simultaneously the drain current and the gate leakage making possible to evaluate static dielectric non-idealities in electrical and thermal analyses.

The knowledge of the gate leakage current $I_{G} = I_{G}(V_{GS}, V_{DS})$ is useful to heal from misleading interpretations deriving from the confusion of the drain current $I_{D}$ (measured by the characterization apparatus) and the channel current $I_{ch}$ modeled by triode and saturation equations in standard FETs.

Such gate-dielectric leakages have already been reported (and in some cases modeled) by literature works at different degrees of approximation by circuital models, distributed parameter analyses and MIM (Metal Insulator Metal) or MIS (Metal Insulator Semiconductor) structures characterizations [24][25][26][27].

Threshold voltages of OTFTs are estimated from $\sqrt{I_{DS}/V_{GS}}$ plots by means of the intercept method, mobilities have been extracted from the slope of the same curve in saturation regime at the same $V_{DS}$ polarization. In considered cases, the trans-characteristics plot at $V_{DS} = -16V$ with a varying $V_{GS}$, represents the saturation condition for all the examined OFETs. This has been verified by comparison with output characteristics at the same drain voltage. In these hypotheses, once known the drain current in saturation regime versus gate-voltage $I_{DSSd}/V_{GS}$ characteristic, the mobility has been estimated from the ideal MOSFET model (see eq. 1).
122 Exceptions in morphology-mobility relationship

\[
\mu_p(V_{GS}) = \frac{2L}{WC_{ins}} \left( \frac{\partial \sqrt{I_{DSsat}}}{\partial V_{GS}} \right)^2
\]

Where \( C_{ins} \) is the insulator surface-specific capacitance as calculated from the knowledge of the dielectric thickness (\( t_{ins} \) and the relative permittivity) in eq. 2.

\[
C_{ins} = \frac{\varepsilon_0 \varepsilon_r}{t_{ins}}
\]

Channel microstructure-related properties (see [4],[25] and their references) involve charge transport and trapping, in our case by using the previous relationship and the subtended model in the case of amorphous or polycrystalline semiconductors, we expect a gate-voltage dependence of the mobility (\( \mu_{FET} = \mu (V_{GS}) \)). The behavior of \( \mu_{FET} \) versus the gate electrical field, has the ability to reveal the electrical, thermodynamic and material-related features of OSC/dielectric interface in the channel area. Then, a correct estimation of channel mobility can be performed only if we have knowledge of dielectric constants of adopted insulators. For these reasons, an HP4192A impedance analyzer has been employed to make capacitance voltage measurements (C/V) to extract the dielectric permittivity at low frequencies (\( 10^2-10^3 \)Hz). If this step could be overcome for commercial insulators like Polyimides etc., particular attention should be kept for in house made materials like PFTEOS:TEOS which, as far as we know, has still not be investigated as a dielectric for OTFTs. As a result of our measurements, we found PFTEOS:TEOS showing an elevated value if compared with polymeric low-k dielectrics (see table 6).

<table>
<thead>
<tr>
<th>Material</th>
<th>( \varepsilon_r )</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMMA</td>
<td>3.6</td>
</tr>
<tr>
<td>PFTEOS:TEOS</td>
<td>5.1</td>
</tr>
</tbody>
</table>

Table 6: Measured dielectrics relative permittivities at \( f=100\)Hz

3.4.2 Morphology-mobility relationship

Starting from SEM imaging results on the pentacene layers grown on the top of selected dielectrics it has been possible to relate the
mobility with the dimension of grains and thus of grain boundaries as Horowitz et Al. [3] have shown for thiophenes and also in previous works. The analysis of mobility curves versus gate bias (gate voltage-dependent mobility) has been performed for PMMA samples and extended for a 225nm PMMA insulator treated in CF$_4$ plasma and subsequently in PFTEOS:TEOS and a bufferized PFTEOS:TEOS/PMMA sample.

In the case of PMMA/CF$_4$ treated sample the gate voltage dependent $\mu_{FE}$ has showed a typical behavior of dielectrics when surface treatments are performed. A maximum in the $\mu_{FE}$ and a value higher than the equivalent untreated sample can be observed in figure 8.

![figure 8: the effect of CF4 plasma surface treatment on PMMA dielectric. The mobility exhibits a maximum point and values greater than a plain PMMA OTFT. (PMMA thickness: 225nm)](image)

As it can be seen in figure 8, the untreated PMMA dielectric exhibits a behavior almost linear for higher gate fields, obeying to the Necliudov’s empirical model[28] reported in eq. 3 which was already known for amorphous silicon (a-Si)[30] and its subsequent developments for PMMA-based OTFTs[29].

\[
\mu = \mu_0 \left( \frac{V_{GS}-V_T}{V_{AA}} \right)^Y
\]
However, in the lower neighbors of -10V gate voltages, at $V_{DS} = -16V$ drain bias, a sign of superlinear behavior and the existence of a local maximum value which overlaps the linear behaviour. This can be attributed to the nature of the PMMA surface which for these insulator thicknesses can make behave the TFT in a way similar to treated ones.

If compared with a “plain” (non-treated) one, the PMMA/CF$_4$ sample exhibits a drastic reduction of turn-on voltage of the OTFT (which shifts from -6.17V to -1.9V as it can be observed in figure 9 and figure 10).

**figure 9:** threshold voltage extraction for PMMA samples at ambient temperature from trans-characteristics with the intercept method.

**figure 10:** threshold voltage extraction for the PMMA/CF$_4$ sample at ambient temperature
Chapter 4

As it can be observed in figure 10, we must say that CF$_4$-treated OTFTs have shown very high gate-leakages when compared to untreated ones failing zero-crossing in output characteristics and trans-characteristics making them not suitable in an effective utilization for driving or switching circuitry for display or OLAE applications.

For these reasons we have decided to perform surface optimization by switching to PFTEOS:TEOS PMMA-buffering and CF$_4$ samples will not be taken into account. It’s therefore evident that, in the case of CF$_4$, the nature of the treatment and its magnitude (which has already been reduced to the minimum necessary for our purposes in process optimization steps) damages from the electrical point of view the insulating film provoking the formation of preferential current shortcuts and low-resistivity paths which are responsible of the high gate-leakages obtained.

In a similar way to what we’ve done with PMMA225 and PMMA225/CF$_4$ samples, we compare the PFTEOS:TEOS sample with its bufferized version (PFTEOS:TEOS/PMMA10) in terms of gate voltage-dependent mobility (see figure 11).

![Figure 11: The effect of the PMMA (10nm) buffer layer interface on PFTEOS:TEOS transistors. The gate voltage dependent mobilities are extracted from saturation trans-characteristics and compared with a reference sample.](image-url)
Also in this case the enhanced structural order of the first pentacene monolayers in comparison to the plain sample evidences a general increase of the charge transport and mobility and a peak value at $V_{GS}=-11\,\text{V}$ as it has already been shown for CF$_4$ in figure 8 and references [31].

Finally, if we compare mobility results obtained for treated and untreated dielectrics as in figure 12, and extract grain dimensions statistics from channel’s SEM images, a relationship between maximum mobility and channel morphology can be graphically shown taking also into account values extracted in previous works [24][23] in figure 13.

If we observe the figure 13 (black square symbols), it’s possible to notice a generally increasing trend of charge mobility versus pentacene lateral grain dimension. This behavior is common in large grains semiconductors[3] and the limiting factor is not the grain mobility but, according to the back-to-back Schottky schematization of the grain-to-grain interface, the current flowing through a grain boundary at room temperature is limited by thermionic emission. (eq. 4).
Chapter 4

Where $\bar{v}$ represents the electron mean velocity, $l$ the grain length and $E_b$ the activation energy.

\[
\mu = \frac{q\bar{v}l}{8kT} e^{-\frac{E_b}{KT}}
\]

If we look at red square symbols (tagged as: “PFTEOS:TEOS” and “PFTEOS:TEOS/PMMA” names) in figure 13, it comes out that PFTEOS:TEOS and PFTEOS:TEOS/PMMA samples do not follow the same trend we noticed for polymeric dielectrics.

In more detail, the extremely hydrophobic surface of PFTEOS:TEOS film, interestingly, does not result in great grain dimensions ($W_g < 0.2\mu m$); as a second consideration we can state that the application of the buffer layer, similarly to OTFTs known from previously published papers [31] should benefit of high mobilities deriving from very large pentacene grains.

For the PFTEOS:TEOS/PMMA sample even if we obtained grains of average dimension 1.3 $\mu m$ (with peak dimensions of 2$\mu m$),
we did not observe a mobility increase it should approach the unit as required by our extrapolation for polymeric materials.

To better understand this anomaly, we utilized thermal measurements to stimulate the release of trapped carriers in semiconductor film and then studying this anomaly from the point of view of interface charge traps.
3.4.3 Thermal characterizations

In thermal measurements, the disorder level of dielectric/OSC interface is probed by an indirect method to take into account the level of interconnection between pentacene grains and not only their lateral dimension. In fact, the inter-grain material portions is characterized by an amorphous phase which is strongly subjected to thermal activation, then, by acting on the temperature parameter, we go to investigate such material’s regions.

In order to perform the analysis of the thermal activation process of charge transport at interface, we repeated trans-characteristics measurements and output characteristics measurements at the following temperatures: 270K, 280K, 290K, 300K, 310K, 320K, 330K, 340K.

By considering the trans-characteristic in the saturation regime, we extracted the mobility/$V_{GS}$ curve for each temperature by using the derivative method as we already seen (eq. 1) then, we plotted the logarithm of a normalized value of $\mu_{FE}$ as a function of the reciprocal of temperature: $1000/T$ obtaining the so-called Arrhenius plot.

The curve family generated by the thermal scan of OTFT’s mobility (as an example, see figure 14) has been considered for all the PMMA and PFTEOS:TEOS samples and has evidenced the presence of an isokinetic temperature ($T_{MN}$) [20][19] in each case and a Meyer-Neldel behavior.
Furthermore, from the slope of the fitting lines in Arrhenius plots, it has been possible to extract the activation energy (E_a) of the carrier trapping/release process, Ea(V_{GS}), which has been compared in figure 15.
As it can be seen in figure 15, in every sample, activation energy decreases with gate bias but the relationship between sample’s physical features and activation energy appears unclear and all the curves tend to collapse, at high gate fields to a common value of 0.12eV of activation energy and a precise trend of $T_{MN}$ is not identified.

Our hypothesis is that a thermally-activated non-ideality phenomenon is hiding the real thermal behavior of charge mobility from our analysis. Between the main causes of device’s drift from the nominal behavior there are the gate leakages as we seen in chapter 3. Nevertheless it cannot easily be eliminated by means of the circuital equivalent we proposed in previous works [24] because the wide variation of mobility with gate field cannot be addressed in the model without losing the physical meaning of the extracted parameters. This is due to the introduction of an additional variable in the fitting of output curves in the triode region.

Thus, it appears clear that we have to extract the channel current $I_{ch}$ from the measured drain current $I_D$ and gate leakage $I_G$ by following an alternative path. For these reasons we decided to change the approach and to apply the Esseni’s [26] method to clear the
measured drain current from the gate leakage contribution and then performing thermal analyses for our OTFTs.

### 3.4.4 Gate leakage-free results and thermal analysis

As an example, if we consider the output characteristics of a PMMA 114nm gate insulator OTFT, by applying the Esseni method[26][27] at the first order (eq. 5) an estimation of the channel current can be extracted by algebraic means once measured directly $I_G$ and $I_D$.

$$
I_{\text{ch}}^{\text{est}} = \frac{I_G + I_D}{2} - \frac{I_G - I_D}{6}
$$

Where the meaning of symbols has already been cleared in chapter 1. This approximation is physically consistent with the expected behavior because has the ability to restore in experimental curves the zero-crossing as required from the gate leakage-free condition. Thus, the fitting of output characteristics with the ideal MOSFET model becomes easier and simulated curves are very close to estimated $I_{\text{ch}}$ ones (compare the square symbols, the blue stars and red continuous line in figure 16 for $V_G$=-16V).

By applying the extraction method to all the trans-characteristics of considered transistors, we can repeat the mobility analysis which for the sake of simplicity we reported in figure 17.
Figure 16: Comparison between output characteristics measured for a PMMA114 OTFT (square symbols), the Esseni's estimation of channel current (lines) and the ideal model of MOSFET.

Figure 17: Comparison between $\mu_{FE}/V_{GS}$ channel current curves at $T_{amb}$ after the gate leakage extraction.

It’s interesting to notice in figure 17 that for surface-optimized samples the non-monotonic behaviours are preserved...
Exceptions in morphology-mobility relationship

(PFTEOS:TEOS/PMMA and PMMA-CF₄) and also the trend of growth of μ_{FE} as the thickness approaches to its lower limit is still obeyed (black squares, red circles and blue triangles - curves for PMMA plain samples).

The evident thing is, perhaps, that the mobility-thickness relationship in samples having the same dielectric materials has become more linear with the t_{ins} as it can be easily observed in the comparison of figure 18.

On this basis, it is possible to reconstruct the graph in figure 13 by using the mobility values computed on the Esseni’s gate leakage-free channel current at the first order and considering the highest μ_{FE} reported in the plot in figure 19 for each sample type.
After Esseni’s $I_{ch}$ extraction

As we can observe in figure 19, the mobility trend in samples having polymeric dielectric is strongly dependent from channel’s morphology but also the anomaly of PFTEOS:TEOS samples is still evident if we remind figure 13.

By interpolating all the symbols but the red ones (the first on the left and the last on the right in the plot), we obtained an estimation line for transistor’s performances as the channel film morphology changes.

The major differences introduced by $I_{ch}$ estimation are, instead, evident in thermal analyses that allow now to distinguish some important features of PFTEOS:TEOS samples in comparison with PMMA samples.

Looking at figure 20, we see that the activation energy curves are now more separated and denote the dependence of the thermal activation from thickness and nature of gate dielectric in OTFTs. They still keep the usual decreasing behavior with the gate field intensity.
but now it appears evident that samples having PFTEOS:TEOS as a dielectric have higher activation energies respect to the polymeric ones.

Meyer-Neldel temperature ($T_{MN}$) analysis is another task that benefits of channel current extraction.

As we know, this factor is bound to the variance of the Gaussian DOS at OSC/dielectric interface [32][33] and then to the structural disorder in the microstructure of the conducting media. The benefit of Esseni’s elaboration is clear if we compare the $E_{MN}/t_{ins}$ plots for PMMA samples (figure 21) where it appears that for a given dielectric the Meyer-Neldel energy decreases as film becomes thicker.

In other words, the MNE seems to be for PMMA an index of the degree of control on charge channel modulation that the gate electrode effectively has.
From $T_{MN}$ observation we can deduce that there’s a sharp separation from the behavior of PMMA samples, having a linearly increasing trend of mobility with Meyer-Neldel energy ($E_{MN}=k_B*T_{MN}$) and the PFTEOS:TEOS ones which exhibit the opposite trend (figure 22) but also lower energetic disorder and, consequently, higher absolute values of charge mobility (figure 19).

In fact, as reported by Ullah, Fishchuk et Al. [32], in the case of disordered organic semiconductors, the charge transport can be described in terms of incoherent charge hopping. This process is thermally activated giving rise to a MNR-like dependence of charge mobility from temperature.

In the cited paper, the Density Of States in the HOMO level band is modeled by Gaussian disorder having amplitude $\sigma$ which, at elevated temperatures can be estimated approximately from eq. 6 once $T_{MN}$ is extracted and known.
138  Exceptions in morphology-mobility relationship

eq. 6  \quad T_{MN} = \frac{2\sigma}{5k_B}

\(T_{MN}\) and \(\mu\) are calculated after Esseni’s extraction

**Figure 22:** Trend inversion in mobility/EMN dependence shown by the comparison between PMMA (black squares) and PFTEOS:TEOS samples.

Then, if we refer to estimated \(T_{MN}\) for PMMA and PFTEOS:TEOS samples extracted after Esseni’s modeling of \(I_{ch}\), we can summarize this results in the table 7.

<table>
<thead>
<tr>
<th>Sample</th>
<th>(T_{MN}(K))</th>
<th>(\sigma)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMMA 115nm</td>
<td>2264</td>
<td>0.49</td>
</tr>
<tr>
<td>PMMA 225nm</td>
<td>1685</td>
<td>0.36</td>
</tr>
<tr>
<td>PMMA 420nm</td>
<td>649</td>
<td>0.14</td>
</tr>
<tr>
<td>PFTEOS:TEOS 270nm</td>
<td>574</td>
<td>0.12</td>
</tr>
<tr>
<td>PFTEOS:TEOS/PMMA 270nm</td>
<td>526</td>
<td>0.11</td>
</tr>
</tbody>
</table>

**Table 7:** Gaussian DOS variance estimation by means of MNR application in PMMA and PFTEOS:TEOS samples.
Such results, supply an indirect estimation of the energy disorder in the electronic states induced by dielectric interface properties by means of DC measurements at different temperatures.

We can conclude that samples having a PFTEOS:TEOS dielectric have a lower spread of states density and then a lower interface disorder and a higher charge mobility if compared with PMMA OTFTs.

For PMMA samples the $T_{\text{MN}}-\mu_{\text{FE}}$ trend seems to be inverted denoting that the thermally activated process of charge trapping and release, bound to the pre-factor of MN rule (eq. 7), overcompensates the effect of the increase of activation energy and then the behavior is dominated by grains more than by island-interconnections.

$$\mu_0 = e^{\frac{E_a(V_{GS})}{kT}}$$

3.5 Conclusions

In the present chapter we studied the OTFT performances when varying the dielectric material. In an optimization approach, we utilized the surface wettability as a key factor to be decreased to obtain performing channels.

By following this path, a sol-gel processed organic-inorganic hybrid dielectric (PFTEOS:TEOS) has been developed and compared with plain polymeric dielectrics. A surface treatment and a bufferization process have been studied and analyzed and results utilized to relate pentacene grain dimension to charge transport. This relationship has been analyzed showing the anomaly in the behavior of PFTEOS:TEOS innovative insulators if compared to a wide class of polymeric dielectrics.

Thermal analyses of charge transport activation for the considered samples have been performed showing a general validity of the MNR also for hybrid dielectrics but the extraction of energetic parameters in Arrhenius plots applied to static electrical characterizations, has
Exceptions in morphology-mobility relationship

revealed differences of maximum mobility trends versus $E_{MN}$ between polymer dielectric-based OTFTs and PFTEOS:TEOS-based OTFTs.

The differences in dielectric/OSC interface have shown to be correlated to the isokinetic temperature and activation energy and then to the disorder parameter $\sigma$ of the DOS in the HOMO band tail. Thus, instead of considering the contribution of band density of states, the amplitude of the distribution of energetic states has been exploited in the investigation of surface properties and dielectric-specific features remarked.

The activation energy analysis shows a trend inversion in the $T_{MN}$/mobility relationship between PMMA samples and PFTEOS:TEOS samples revealing an effect induced by the very nature of insulator rather than the OSC/dielectric interface on thermally activated processes. The dielectric is then responsible of a wide range of thermal behaviours in the thermal response of disordered OSC used in OTFTs.

Given the original use of PFTEOS:TEOS in organic electronics applications and more in detail in OTFTs, once we considered the anomalies that it has shown respect polymer dielectric-based transistors in terms of energetic order/disorder effects on pentacene channels, further investigations have to be done on this class of materials in OE together with non-conventional gate/channel interface materials.

In this line of work, thermal analyses have proven to be a key discriminant factor to address non-conventional dielectrics surface-features characterizations in electronic devices.
References

[15] So Yeon Kim, Taek Ahn, Seungmoon Pyo, Mihye Yi, “Surface modified polymeric gate insulators for pentacene...


144 Exceptions in morphology-mobility relationship
Conclusions

In this PhD dissertation the role played by the gate dielectric in the electrical performances of organic transistors is presented.

The key aspects which have been investigated about dielectrics are the gate leakages and the models to extract the channel current, the relationship between wettability of dielectric surfaces and the growth of pentacene and then, the channel morphology and charge transport.

Another important factor is the optimization of the device when keeping in mind that optimum performances are reached not just with an OTFT having high values of charge mobility but also low threshold voltages, low operation voltages, high saturation currents and low gate dissipations. In order to obtain an optimized device, a process layout and flowchart has been designed and stencils utilized to make patterning of evaporated contacts and OSC islands.

This manufacturing method has been chosen because other potentially more precise techniques have been evaluated and not taken into account because they did not guarantee a working device and good performances.

One of the caveats of analyzed OTFTs was the gate-leakage. This non-ideal component has been studied by means of a specific circuital model which has been developed from experimental data to explicit the dependence between gate-to-contact currents from polarization voltages in the OTFT.

Annealing effects have been analyzed by means of the developed circuital model on fabricated devices in the aim to reduce, in some cases, gate dissipations. As a result of this analysis, we found Polyimide to be from the point of view of mobility an optimum gate dielectric after a simple low-temperature rapid annealing. But considering this device performances, thinking about applications such device has to carry on, it was mandatory to obtain lower working voltages by reducing the insulator thickness. But we found Polyimides to be not easy to dilute and spin in continuous defect-free film thicknesses under 1 microns. Thus, polyimide had to be abandoned in favor of more processable materials like PMMA. In order to reduce
gate leakages in case of thin dielectrics, the security mechanism had to be hardwired into the process flowchart without relying on the effects of annealing.

For these reasons, the optimized layout designed and adopted to build OTFTs had patterned gates and reduced the overlap area between contacts and OSC.

The utilization of gate leakage model also enabled us to estimate mobility-pentacene grain size trend relationship. In the case of PMMA devices and other thin dielectrics, the dependence of field-effect mobility from gate field made the performance analysis not affordable if faced with a simple circuit model. In these cases a model used in inorganic electronics for leaky dielectrics has been adopted after Palestri, Esseni et Al. Such distributed-parameter model proved to be effective also with OTFTs and was employed to investigate grain size-mobility trend for an extended class of devices.

The utilization of PMMA as thin gate dielectric evidenced a low mobility value, thus we worked on this parameter by changing the nature and surface state of the insulator. From this point of view, we developed a novel gate insulator material PFTEOS:TEOS which is an organic-inorganic material processable by sol-gel technique from a solution. Devices based on this kind of material exhibited improved performances respect to the plain dielectrics but break the relationship between grain dimensions and mobility.

Anomalies which have been noticed for PFTEOS:TEOS and its optimized version PFTEOS:TEOS/PMMA obtained from buffer layer deposition have been investigated and compared to other polymeric dielectrics with their varying nature and thickness. In order to do this, thermal analyses have been performed. A Meyer-Neldel rule general observation was found to be obeyed in every analyzed case, thus activation energy and Meyer Neldel temperature were exploited to characterize energetic disorder at OSC/insulator interface by Gaussian disorder model for Density of Band states.

In conclusion the behavior of a novel sol-gel gate insulator has been characterized and analyzed comparing it to plain cases and finding an original behavior of $E_{MN}$/mobility/Activation energy which exhibits an inverse (decreasing) trend between energetic disorder and charge transport. This has been completely opposite to trends found for PMMA devices encouraging studying, exploiting and
characterizing more in depth this material for Organic Electronics purposes.

The development of the organic thin film transistors is evolving quickly and most of the efforts are being focused on the overcoming of the technological limits which make the employment of these devices in integrated circuits complex, in particular in large area applications (typical characteristic of flexible display).

Further efforts are to be invested whereas it is possible to glimpse the possibility of improvement concerning the development of n-type channel materials, the addressing of the structures patterning issues, problems related to surface upscaling and device downscaling. Also further researches have to be done in self-aligned processing (consequent reduction of gate overlaps). Low-cost and high-productivity deposition methods should be developed by vacuum-free deposition techniques and finally the implementation of high-efficiency complementary logics should be reached.

The research on the OE field has to face all these challenges and even more, other ones, so that this new technology can assert itself and become competitive covering the market sectors left still partially unexplored by the inorganic electronic technology.
Conclusions
### Table of acronyms and symbols

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>units</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC</td>
<td>Alternate Current</td>
<td></td>
</tr>
<tr>
<td>a-Si</td>
<td>Amorphous silicon</td>
<td></td>
</tr>
<tr>
<td>BGBC</td>
<td>Bottom-Gate/ Bottom-Contacts</td>
<td></td>
</tr>
<tr>
<td>BGTC</td>
<td>Bottom-Gate/Top-Contacts</td>
<td></td>
</tr>
<tr>
<td>C/V</td>
<td>Capacitance/Voltage measurements</td>
<td></td>
</tr>
<tr>
<td>C_{ins}</td>
<td>Gate Specific Capacitance</td>
<td>F/cm²</td>
</tr>
<tr>
<td>Da, u</td>
<td>Mass Atomic Unit</td>
<td></td>
</tr>
<tr>
<td>DC</td>
<td>Direct Current</td>
<td></td>
</tr>
<tr>
<td>DI</td>
<td>DeIonized (water)</td>
<td></td>
</tr>
<tr>
<td>DUV</td>
<td>Deep-UV radiation</td>
<td></td>
</tr>
<tr>
<td>(\vec{E})</td>
<td>Electric field (its components have the subscript – i.e.: (\vec{E}_x))</td>
<td>V/cm</td>
</tr>
<tr>
<td>E_a, E_A</td>
<td>Activation Energy</td>
<td>eV</td>
</tr>
<tr>
<td>E_G</td>
<td>Semiconductor’s Bandgap (E_C-E_V)</td>
<td>eV</td>
</tr>
<tr>
<td>FET</td>
<td>Field-Effect Transistor</td>
<td></td>
</tr>
<tr>
<td>GCA</td>
<td>Gradual Channel Approximation</td>
<td></td>
</tr>
<tr>
<td>HMDS</td>
<td>Hexamethyldisilazane</td>
<td></td>
</tr>
<tr>
<td>Abbreviation</td>
<td>Full Form</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>-----------</td>
<td>-------------</td>
</tr>
<tr>
<td>HOMO</td>
<td>Highest Occupied Molecular Orbital</td>
<td></td>
</tr>
<tr>
<td>hr</td>
<td>Hour</td>
<td></td>
</tr>
<tr>
<td>IJP</td>
<td>Ink-Jet Printing</td>
<td></td>
</tr>
<tr>
<td>LUMO</td>
<td>Lowest Unoccupied Molecular Orbital</td>
<td></td>
</tr>
<tr>
<td>MNE</td>
<td>Meyer-Neldel Energy</td>
<td>eV</td>
</tr>
<tr>
<td>MNR</td>
<td>Meyer-Neldel Rule</td>
<td></td>
</tr>
<tr>
<td>MISFET</td>
<td>Metal-Insulator Semiconductor Field-Effect Transistor</td>
<td></td>
</tr>
<tr>
<td>MOSFET</td>
<td>Metal-Oxide Semiconductor Field-Effect Transistor</td>
<td></td>
</tr>
<tr>
<td>NP</td>
<td>NanoParticles</td>
<td></td>
</tr>
<tr>
<td>OFET</td>
<td>Organic Field-Effect Transistor</td>
<td></td>
</tr>
<tr>
<td>OLAEE</td>
<td>Organic Large-Area Electronics</td>
<td></td>
</tr>
<tr>
<td>OLED</td>
<td>Organic Light-Emitting Diode</td>
<td></td>
</tr>
<tr>
<td>OSC</td>
<td>Organic SemiConductor</td>
<td></td>
</tr>
<tr>
<td>OTFT</td>
<td>Organic Thin-Film Transistor</td>
<td></td>
</tr>
<tr>
<td>OTS</td>
<td>Octadecyltrichlorosilane (chemical compound)</td>
<td></td>
</tr>
<tr>
<td>P5</td>
<td>Pentacene, C_{22}H_{14}</td>
<td></td>
</tr>
<tr>
<td>PANI</td>
<td>Polyaniline</td>
<td></td>
</tr>
<tr>
<td>PC</td>
<td>PhtaloCyanine</td>
<td></td>
</tr>
<tr>
<td>PECVD</td>
<td>Plasma-Enhanced Chemical Vapour Deposition</td>
<td></td>
</tr>
<tr>
<td>Acronym</td>
<td>Description</td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>--------------------------------------------------</td>
<td></td>
</tr>
<tr>
<td>PFTEOS</td>
<td>1H,1H,2H,2H-Perfluorodecyl triethoxysilane</td>
<td></td>
</tr>
<tr>
<td>PMMA</td>
<td>Poly(methyl methacrylate)</td>
<td></td>
</tr>
<tr>
<td>PVP</td>
<td>Polyvinyl phenol</td>
<td></td>
</tr>
<tr>
<td>Ra</td>
<td>Mean Roughness</td>
<td></td>
</tr>
<tr>
<td>Rq</td>
<td>Root Mean Square Roughness</td>
<td></td>
</tr>
<tr>
<td>RPM</td>
<td>Revolutions per minute</td>
<td></td>
</tr>
<tr>
<td>RPSQM</td>
<td>Revolutions per squared minute</td>
<td></td>
</tr>
<tr>
<td>SAM</td>
<td>Self-Assembled Monolayer</td>
<td></td>
</tr>
<tr>
<td>SAMT</td>
<td>Self-Assembled MultiLayer</td>
<td></td>
</tr>
<tr>
<td>SCS</td>
<td>Semiconductor Characterization System</td>
<td></td>
</tr>
<tr>
<td>SEM</td>
<td>Scanning Electron Microscope</td>
<td></td>
</tr>
<tr>
<td>SiNx</td>
<td>Silicon Nitride</td>
<td></td>
</tr>
<tr>
<td>TEOS</td>
<td>Tetraethyl Orthosilicate</td>
<td></td>
</tr>
<tr>
<td>TGBC</td>
<td>Top-Gate/Bottom-Contacts</td>
<td></td>
</tr>
<tr>
<td>TGTC</td>
<td>Top-Gate/Top-Contacts</td>
<td></td>
</tr>
<tr>
<td>T_{MN}</td>
<td>Meyer-Neldel Temperature</td>
<td></td>
</tr>
<tr>
<td>UV</td>
<td>Ultra-Violet (radiation)</td>
<td></td>
</tr>
<tr>
<td>VLSI</td>
<td>Very Large Scale Integration</td>
<td></td>
</tr>
<tr>
<td>W_{F}</td>
<td>Workfunction</td>
<td></td>
</tr>
<tr>
<td>\mu_{FE}</td>
<td>Field-effect mobility</td>
<td></td>
</tr>
<tr>
<td>\mu_{c-Si}</td>
<td>Micro-crystalline silicon</td>
<td></td>
</tr>
</tbody>
</table>